Mubassir Ahmad

Software Engineer

Bengaluru, Karnataka, India4 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Memory Layout Design and Verification.
  • Strong background in Design Rule Checking and LVS.
  • Proficient in Python and data analysis tools.
Stackforce AI infers this person is a Memory Layout Design Engineer with expertise in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

Layout Versus Schematic (lvs)Design Rule Checking (drc)

Other Skills

VERCPython (Programming Language)SQLAutoCADResearchSalesMicrosoft ExcelMicrosoft OfficePowerPointMicrosoft WordPhotoshopPandasSimulinkLeadershipTraining

Experience

4 yrs 2 mos
Total Experience
3 yrs 2 mos
Average Tenure
4 yrs 2 mos
Current Experience

Qualcomm

Memory Layout Design Engineer

Aug 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

Synopsys inc

Layout Designer

Jun 2022 – Aug 2024 · 2 yrs 2 mos · Noida, Uttar Pradesh, India · On-site

Layout Versus Schematic (LVS)Design Rule Checking (DRC)

Zia semiconductor pvt ltd

Design Engineer

Apr 2022 – Present · 4 yrs 2 mos · Bengaluru, Karnataka, India

Bses rajdhani power ltd

Trainee

Jun 2015 – Jul 2015 · 1 mo · Greater Delhi Area

  • Operation and maintenance

Education

Jamia Millia Islamia

M.Tech — Electrical power system management

Jan 2018 – Jan 2020

Jamia Millia Islamia, FET

B. Tech — Electrical Engineering Technologies/Technicians

Jan 2012 – Jan 2016

Dev memorial public school, garh

intermediate — Junior High/Intermediate/Middle School Education and Teaching

Jan 2006 – Jan 2011

Stackforce found 100+ more professionals with Layout Versus Schematic (lvs) & Design Rule Checking (drc)

Explore similar profiles based on matching skills and experience

Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
Levon Davtyan

Levon Davtyan

R&D Engineering, Manager

at Synopsys Inc

Yerevan, Armenia9 yrs 3 mos exp
Research and Development (R&D)Very-Large-Scale Integration (VLSI)
Mai Pasha Mohammad

Mai Pasha Mohammad

Lead Physical design engineer

at Radiant Semiconductors

Bengaluru, India4 yrs 6 mos exp
Physical DesignAutomationPhysical Verification
Artur Khachatryan

Artur Khachatryan

Software Engineer

at Synopsys Inc

Yerevan, Armenia16 yrs 11 mos exp
EngineeringApplication Engineering
Tarun Gupta

Tarun Gupta

Associate Staff Engineer, DFT

at Samsung Semiconductor

Bengaluru, India7 yrs 8 mos exp
ASIC DFTDFT
Bhaskar Malyala

Bhaskar Malyala

Senior Hardware Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 9 mos exp
Hardware Board DesignSignal IntegrityFirmware
Swadhi N

Swadhi N

Engineer

at Micron Technology

Kurinjipadi, India4 yrs 9 mos exp
Analog LayoutLayout Verification