Tun-Fei Chien

Design Manager

11 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in SRAM and DRAM circuit design.
  • Proven leadership in memory design projects.
  • Strong academic background in Electrical Engineering.
Stackforce AI infers this person is a Memory Design Engineer with expertise in SRAM and DRAM technologies.

Contact

LinkedIn

Skills

Core Skills

Memory DesignCircuit Design

Other Skills

SRAM circuit designmemory compilerDRAM circuit designEFUSE circuit designPM of EFUSE IP

Experience

11 yrs 3 mos
Total Experience
3 yrs 9 mos
Average Tenure
6 yrs 2 mos
Current Experience

Synopsys inc

3 roles

Memory Design Manager

Promoted

Feb 2025 – Present · 1 yr 4 mos

  • Focus on SRAM circuit design, memory compiler.
SRAM circuit designmemory compilerMemory DesignCircuit Design

Staff Memory Design Engineer

Apr 2022 – Jan 2025 · 2 yrs 9 mos

  • Focus on SRAM circuit design, memory compiler.
SRAM circuit designmemory compilerMemory DesignCircuit Design

Sr I Memory Design Engineer

Feb 2020 – Mar 2022 · 2 yrs 1 mo

  • Focus on SRAM circuit design, memory compiler.
SRAM circuit designmemory compilerMemory DesignCircuit Design

Nanya technology

Senior Memory Design Engineer

May 2019 – Jan 2020 · 8 mos · New Taipei City, Taiwan

  • Focus on DRAM circuit design.
DRAM circuit designMemory DesignCircuit Design

Mediatek

2 roles

Senior Memory Design Engineer

Jun 2018 – Apr 2019 · 10 mos · Hsinchu City, Taiwan, Taiwan

  • Focus on SRAM circuit design, memory compiler, EFUSE circuit design, PM of EFUSE IP.
SRAM circuit designmemory compilerEFUSE circuit designPM of EFUSE IPMemory DesignCircuit Design

Memory Design Engineer

Oct 2014 – May 2018 · 3 yrs 7 mos · Hsinchu City, Taiwan, Taiwan

  • Focus on SRAM circuit design, memory compiler, EFUSE circuit design, PM of EFUSE IP.
SRAM circuit designmemory compilerEFUSE circuit designPM of EFUSE IPMemory DesignCircuit Design

Education

National Tsing Hua University

Master's degree — Electrical Engineering

Jan 2012 – Jan 2014

National Tsing Hua University

Bachelor's degree — Electrical Engineering and Computer Science

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Memory Design & Circuit Design

Explore similar profiles based on matching skills and experience

KM

Krishna Mohan

Digital Design Engineer

at Analog Devices

Bengaluru, India7 yrs 11 mos exp
HK

Harish Kumar K

Research Assistant

at Indian Institute of Technology, Bombay

Mumbai, India11 mos exp
Application-Specific Integrated Circuits (ASIC)SystemVerilog
KN

Kedar Nath

Hardware Engineer

at IBM

Bengaluru, India1 yr 10 mos exp
Functional Verification
VC

Vishal Choudhary

R&D Staff Engineer

at Synopsys Inc

Noida, India6 yrs 9 mos exp
C++Data StructuresAlgorithms
PP

Pranav Pandit

Hardware Engineering Intern

at Qualcomm

Mumbai, India11 mos exp
RTL CodingProject Management
LS

Likith Sathyanarayan

VLSI Engineer

at BigEndian Semiconductors

Bengaluru, India1 yr 4 mos exp
RTL DesignRTL Verification
CN

Chandraprakash Shankar Naik

Embedded Software Engineer

at CONCORD CONTROL SYSTEMS LIMITED

Karnataka, India4 yrs 3 mos exp
Embedded SystemsEmbedded SoftwareLeadershipEvent ManagementMembership Development
MA

Mohit Agarwal K

Software Enginner II

at Cadence

India2 yrs 10 mos exp
LinuxC++Artificial Intelligence (AI)