Kedar Nath

Software Engineer

Bengaluru, Karnataka, India1 yr 10 mos experience

Key Highlights

  • Expert in functional verification of processor chips.
  • Strong background in C++ and digital circuit design.
  • Currently enhancing skills at IBM in hardware engineering.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in functional verification.

Contact

LinkedIn

Skills

Core Skills

Functional Verification

Other Skills

C++VerilogSystemVerilogDigital Circuit DesignEmbedded CPhysical Design AutomationProgrammingMATLAB

About

As a hardware verification engineer, my role is to verify the functionality and reliability of units belonging to processor chips

Experience

1 yr 10 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Ibm

2 roles

Hardware Engineer

Aug 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

  • Working on functional verification of Z, Power and ASIC processor chips
C++Functional Verification

Intern Hardware Engineer

Jan 2024 – Aug 2024 · 7 mos · Bengaluru, Karnataka, India · On-site

  • Working on functional verification of processor chips

Education

National Institute of Technology Calicut

Master of Technology - MTech — Electronics Design and Technology

Aug 2022 – Jul 2024

College of Engineering Trivandrum

Bachelor of Technology — Electronics and Communications Engineering

Jan 2016 – Jan 2020

St Antony's Public School

Jun 2014 – Apr 2016

Stackforce found 100+ more professionals with Functional Verification

Explore similar profiles based on matching skills and experience

ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Venkata Durga Prabhas Allacheruvu

Venkata Durga Prabhas Allacheruvu

ASIC Design Verification Engineer SpanIdea Systems @ Broadcom

at SpanIdea Systems

Guntur, India1 yr 11 mos exp
ASIC / SoC VerificationUVMVerification and Validation (V&V)
mahesh v

mahesh v

Mgr R&D

at Synopsys Inc

Bengaluru, India15 yrs 7 mos exp
ASICVLSI
Sharad Nijhawan

Sharad Nijhawan

Manager, R&D

at Synopsys

Bengaluru, India21 yrs 8 mos exp
R&DEDA
Raghu Srigiriraju

Raghu Srigiriraju

R&D Executive Director

at Synopsys Inc

Bengaluru, India30 yrs 5 mos exp
Product ManagementSoftware Development
Anki Reddy Sai Praveen

Anki Reddy Sai Praveen

ASIC Power Architect

at Google

Bengaluru, India1 yr 11 mos exp
CPU ArchitectureCPU microarchitecture
DILEEP CHANDRASEKHARAN P

DILEEP CHANDRASEKHARAN P

IP Design Verification Engineer

at Intel Corporation

Bengaluru, India6 yrs 10 mos exp
Functional Verification