Saagar Lokare

Software Engineer

Hyderabad, Telangana, India8 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in RTL Design Verification.
  • Developed testbench architecture and test cases.
  • Strong background in digital electronics and verification methodologies.
Stackforce AI infers this person is a Digital Design Verification Engineer with expertise in RTL and UVM methodologies.

Contact

Skills

Other Skills

Digital ElectronicsVerilogSystem VerilogVHDLCMicrosoft ExcelMicrosoft PowerPointMicrosoft WordC++Microsoft OfficeCommunicationDigitalUniversal Verification Methodology (UVM)NetworkingStatic Timing Analysis

About

Graduate student expertise in RTL Design Verification and trained in working with Verification team in developing testbench architecture, test cases and functional verification of components.

Experience

8 yrs
Total Experience
4 yrs
Average Tenure
7 yrs 4 mos
Current Experience

Synopsys inc

4 roles

Staff Application Engineer

Feb 2024Present · 2 yrs 4 mos

Senior Application Engineer

Promoted

Dec 2023Present · 2 yrs 6 mos

Applications Engineer II

Promoted

Dec 2021Dec 2023 · 2 yrs

Applications Engineer I

Feb 2019Dec 2021 · 2 yrs 10 mos

Maven silicon

Design and Verification Intern

Jun 2018Feb 2019 · 8 mos · Bengaluru Area, India

Education

Sinhgad College of Engineering

ME - Master of Engineering — Digital System

Jan 2015Jan 2017

MGM's Jawaharlal Nehru Engineering College,Aurangabad

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2010Jan 2014

Dayanand Science College, Latur

HSC — Science

Jan 2008Jan 2010

Chh.Shivaji High School,Osmanabad

SSC

Jan 2007Jan 2008

Stackforce found 100+ more professionals with Digital Electronics & Verilog

Explore similar profiles based on matching skills and experience