Manjunatha Visweswaraiah, PhD

Software Engineer

Bengaluru, Karnataka, India23 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in DFT and Power Analysis methodologies.
  • Proven track record in developing test power estimation flows.
  • Extensive experience in VLSI and ASIC design.
Stackforce AI infers this person is a semiconductor design expert with a focus on DFT and power analysis.

Contact

LinkedIn

Skills

Core Skills

DftPower Analysis

Other Skills

Test Power AnalysisPower EstimationDynamic Power AnalysisLogic SynthesisPrimetimeTCLPhysical DesignVLSISoCFormal VerificationCompilersStatic Timing AnalysisASICICEDA

Experience

23 yrs 9 mos
Total Experience
6 yrs 1 mo
Average Tenure
19 yrs 9 mos
Current Experience

Siemens eda (siemens digital industries software)

Principal Engineer

Sep 2025 – Present · 9 mos

Synopsys inc

3 roles

Principal Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Senior Staff Engineer

Promoted

Dec 2021 – Feb 2024 · 2 yrs 2 mos

Corporate Application Engineer (Design Compiler)

Sep 2006 – Dec 2021 · 15 yrs 3 mos

Lsi

Design engineer

Jan 2004 – Jan 2006 · 2 yrs

  • I was part of DFT Methodology and automation team at LSI. I was working on Test Power analysis. and developed a flow to estimate Test power which involved test vector generation for 90nm chip, simuation of Test vectors for the activity, power estimation and dynamic power analysis.

Kvgce

Lecturer

Jan 2002 – Jan 2004 · 2 yrs

Education

Visvesvaraya Technological University

Doctor of Philosophy - PhD

Jan 2018 – Jan 2024

Manipal Academy of Higher Education

MS — VLSI

Jan 2002 – Jan 2003

Kuvempu Vishwavidyanilaya

BE

Jan 1993 – Jan 1997

Stackforce found 100+ more professionals with Dft & Power Analysis

Explore similar profiles based on matching skills and experience

NB

Naveen Batra

Architect

at Synopsys Inc

India20 yrs 10 mos exp
Memory Compiler DevelopmentProject ManagementMemory DesignCustomer Support
PP

Pratik Patra

Financial Planning and Analysis Manager

at Synopsys Inc

Hyderabad, India14 yrs 3 mos exp
Financial Planning and Analysis (FP&A)Digital TransformationRevenue ForecastingSales AnalysisFinancial Modeling
RV

Roushan verma

Staff Design Engineer

at Micron Technology

Hyderabad, India10 yrs 5 mos exp
ASIC Layout DesignLow-power DesignDigital Electronics
IS

Isha Shah

ASIC Digital Design, Sr.Engineer

at Synopsys Inc

Scarborough, Canada1 yr exp
FirmwareEmbedded SystemsEmbedded SoftwareASIC Design
AP

Amankumar Purohit

Applications Engineering, Sr Engineer

at Synopsys Inc

Bengaluru, India2 yrs 10 mos exp
VerilogRTL DesignDigital IC Design
AM

ABDUL MUQSIT

Senior Application Engineer

at Synopsys Inc

Hyderabad, India4 yrs 7 mos exp
Physical DesignVLSI Physical Design
SP

Sai Kiran Puranam

Cloud Engineer

at Sprinklr

Bengaluru, India3 yrs 8 mos exp
Kubernetes AdministrationInfrastructure AutomationCI/CD Pipeline OptimizationCloud SecurityMonitoring & Observability
Loc Le

Loc Le

Design for Test Engineer

at Infineon Technologies

Langen, Germany2 yrs 7 mos exp
DFTEngineeringPhysical Design