Evangeline Soniya

DevOps Engineer

Bengaluru, Karnataka, India5 yrs 8 mos experience

Highly Stable

Key Highlights

Expert in ISO 26262 compliance and automotive safety.
Hands-on experience with functional safety lifecycle.
Proficient in FMEDA and DFMEA methodologies.

Stackforce AI infers this person is an Automotive Functional Safety Engineer with expertise in compliance and safety analysis.

Contact

Skills

Other Skills

Jaspergold Coverage AnalysisJaspergold UNRJasperGold FSVKaleidoscopeFailure Modes, Effects, and Diagnostic Analysis (FMEDA)Embedded Software ProgrammingFailure Mode and Effects Analysis (FMEA)ISO 26262C++C (Programming Language)SPF DCPMHF

About

I am, Automotive Functional Safety Engineer at IP level compliance to ISO26262. Hands on experience on soft IP safety lifecycle, project lifecycle, PDVP and QMS processes, Impact analysis, Technical Safety Concept, FMEDA, DFMEA, DFA, TSRs, HSRs, Safety Manual, Safety case, functional safety audits and assessesment.

Experience

5 yrs 8 mos

Total Experience

2 yrs 6 mos

Average Tenure

2 yrs 1 mo

Current Experience

Synopsys inc

ASIC digital design/Functional safety Sr. Engineer

May 2024 – Present · 2 yrs 1 mo

Uhnder india

2 roles

Senior Digital Engineer

Feb 2024 – Apr 2024 · 2 mos

Functional Safety validation Engineer

Sep 2020 – Jan 2024 · 3 yrs 4 mos

Multicoreware inc

2 roles

Intern in functional safety

Dec 2020 – Aug 2021 · 8 mos

Software engineer in Functional Safety

Sep 2020 – Apr 2024 · 3 yrs 7 mos

Education

Panimalar Engineering College

B.E

Jan 2016 – Jan 2020

Chennai Girls Higher secondary school

Schooling

Jan 2008 – Jan 2016

Stackforce found 5 more professionals with Jaspergold Coverage Analysis & Jaspergold UNR

Explore similar profiles based on matching skills and experience

Pratheek J Kumar

Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Bengaluru, India1 yr 10 mos exp

Formal VerificationDesign Engineering

Sweety P.

SoC Verification Lead

at Intel Corporation

India11 yrs 9 mos exp

Formal VerificationSystem VerilogAssertion Based VerificationWeb Development

Vijay M

SOC Design Engineer

at Intel Corporation

Bangalore, India7 yrs 11 mos exp

Formal VerificationConnectivity Verification

Sateesh Bandaru

Senior Verification Engineer

at Arm

Bengaluru, India6 yrs 8 mos exp