Pavan Gubbala

CEO

Hyderabad, Telangana, India0 mo experience

Key Highlights

  • Trained in Physical Design Engineering.
  • Strong foundation in Electrical and Electronics Engineering.
  • Proficient in Place & Route and ASIC design.
Stackforce AI infers this person is a Physical Design Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Other Skills

Place & RouteFloor PlansCMOSApplication-Specific Integrated Circuits (ASIC)Physical DesignCommunicationStudent LeadershipProblem Solving

Education

Swarnandhra College of Engineering & Technology, Narasapur. PIN -534275 (CC-A2)

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2020 – Jan 2023

Swarnandhra College of Engineering & Technology, Narasapur. PIN -534275 (CC-A2)

Diploma of Education — Electrical and Electronics Engineering

Jul 2017 – Apr 2020

Stackforce found 100+ more professionals with Place & Route & Floor Plans

Explore similar profiles based on matching skills and experience

Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Swayam Satya Rout

Swayam Satya Rout

Memory Design Engineer

at Texas Instruments India

Bengaluru, India3 yrs 2 mos exp
Very-Large-Scale Integration (VLSI)Digital Electronics
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation
Gaurav Gupta

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp
Circuit DesignVerificationSimulationLow Power Design
Karthik Vedantham

Karthik Vedantham

ASIC Digital Design, Sr Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
Levon Davtyan

Levon Davtyan

R&D Engineering, Manager

at Synopsys Inc

Yerevan, Armenia9 yrs 3 mos exp
Research and Development (R&D)Very-Large-Scale Integration (VLSI)
Ravindra Shrivastava

Ravindra Shrivastava

Application Engineering

at Synopsys Inc

Acton, United States24 yrs 7 mos exp
Application EngineeringEmbedded Memory Design
Dheeraj Kumar

Dheeraj Kumar

Sr. Application engineer - PCIE VIP

at Synopsys Inc

Sunnyvale, United States3 yrs 11 mos exp
Universal Verification Methodology (UVM)PCIE ProtocolDesign VerificationVLSI VerificationSystemVerilog