SHARATHCHANDRA M.

CEO

Hyderabad, Telangana, India0 mo experience

Key Highlights

  • Expert in Physical Design Engineering.
  • Proficient in VLSI and Digital Electronics.
  • Strong skills in Timing Closure and Physical Verification.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and Digital Electronics.

Contact

LinkedIn

Skills

Other Skills

OcvDebuggingRC ExtractionLayout Versus Schematic (LVS)SynthesisPhysical VerificationDesign Rule Checking (DRC)Timing ClosurePrimetimeTimingPlace & RoutePhysical DesignTCLLinuxSynopsys tools

Education

Jawaharlal Nehru Technological University

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2020 – Jan 2023

TKR College of Engineering And Technology

Diploma — Electrical and Electronics Engineering

Jul 2017 – Jul 2020

Stackforce found 100+ more professionals with Ocv & Debugging

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
ASHUTOSH SINGH

ASHUTOSH SINGH

Member Of Technical Staff

at Oracle

Bengaluru, India7 yrs 7 mos exp
Back-End Web DevelopmentSpring FrameworkComputer Science
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Peter Wohl

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp
ATPGCompressionDFT