Kumkum Sharma

Software Engineer

Noida, Uttar Pradesh, India3 yrs 11 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC Physical Design and Digital Circuit Design.
  • Proficient in C and Verilog programming languages.
  • Strong background in Wireless Communications Systems.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and Digital Circuit Design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignDigital Circuit Design

Other Skills

Digital ElectronicsC (Programming Language)VerilogWireless Communications SystemsCST Microwave Studio

Experience

3 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
3 yrs 11 mos
Current Experience

Synopsys inc

2 roles

Staff Engineer

May 2026 – Present · 1 mo · Noida

Digital ElectronicsDigital Circuit DesignPhysical DesignC (Programming Language)VerilogWireless Communications Systems+1

ASIC Physical Design Engineer II

Jul 2022 – Present · 3 yrs 11 mos · Noida

Education

National Institute of Technology, Tiruchirappalli

Master of Technology - MTech — Communication Systems

Aug 2020 – Jun 2022

Punjabi University, Patiala

Bachelor's of technology — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Physical Design & Digital Circuit Design

Explore similar profiles based on matching skills and experience

CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design