Imran S

Software Engineer

Bengaluru, Karnataka, India3 yrs 4 mos experience

Key Highlights

Experienced in RTL Design and FPGA development.
Strong foundation in digital design principles.
Proficient in multiple programming languages including Verilog and Python.

Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC and FPGA technologies.

Contact

Skills

Core Skills

Rtl DesignDigital DesignFpga Design

Other Skills

AMBA AHBField-Programmable Gate Arrays (FPGA)VerilogMicroarchitectureDMAEthernetAXILintCDCRTL to GDSStatic Timing AnalysisClock Tree SynthesisObject-Oriented Programming (OOP)Physical DesignIntel Quartus Prime

About

ASIC Digital Design Engineer at Synopsys.

Experience

3 yrs 4 mos

Total Experience

2 yrs 5 mos

Average Tenure

11 mos

Current Experience

Synopsys inc

2 roles

ASIC Digital Design Engineer

Jul 2025 – Present · 11 mos

RTL DesignAMBA AHBDigital Design

Intern

Feb 2025 – Jul 2025 · 5 mos

Bmsce upagraha

Team Lead

Nov 2022 – Apr 2025 · 2 yrs 5 mos

Field-Programmable Gate Arrays (FPGA)VerilogFPGA DesignDigital Design

Education

B. M. S. College of Engineering

Jan 2021 – Jan 2025

Sri Kumaran Children's Home

PCME

Jan 2021 – Present

Stackforce found 100+ more professionals with Rtl Design & Digital Design

Explore similar profiles based on matching skills and experience

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp

Analog Circuit DesignLow-power Design

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp

Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis