HARISH RONGALI

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience

Key Highlights

  • Proficient in RTL Design and Digital Circuit Design.
  • Experienced with Verilog and Xilinx Vivado tools.
  • Strong analytical and problem-solving skills.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in VLSI and digital electronics.

Contact

LinkedIn

Skills

Core Skills

Silicon DesignRtl DesignDigital Circuit Design

Other Skills

Microsoft Visual Studio CodeVerdiVerilogXilinx VivadoDigital ElectronicsLintCDCNVM Express (NVMe)LinuxArithmeticHigh Technical AptitudeAnalytical ReasoningNetwork TheoryVery-Large-Scale Integration (VLSI)RTL Coding

Experience

3 yrs 10 mos
Total Experience
1 yr 5 mos
Average Tenure
1 yr
Current Experience

Scaledge technology

RTL Design Engineer

Jun 2025 – Present · 1 yr · Bengaluru · On-site

Amd

Silicon Design Engineer (Contractor)

May 2024 – Present · 2 yrs 1 mo · Hyderabad, Telangana, India · Hybrid

Microsoft Visual Studio CodeVerdiSilicon Design

Xtremesilica technologies private limited

RTL Design Engineer

Apr 2023 – May 2025 · 2 yrs 1 mo · Bengaluru · On-site

VerilogXilinx VivadoRTL Design

Tech mahindra cerium pvt ltd

Associate Engineer

Jun 2022 – Feb 2023 · 8 mos · Visakhapatnam, Andhra Pradesh, India · On-site

VerilogDigital ElectronicsDigital Circuit Design

Education

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2018 – Jan 2022

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Pre University Course — MPC

Jan 2016 – Jan 2018

Chaitanya English Medium School, Pedagantyada

Secondary School Education

Jan 2015 – Jan 2016

Stackforce found 100+ more professionals with Silicon Design & Rtl Design

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design