Hyondeuk Kim

Software Engineer

San Francisco, California, United States15 yrs 4 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in formal verification algorithms.
Extensive experience in EDA tools and methodologies.
Strong background in VLSI and functional verification.

Stackforce AI infers this person is a Formal Verification and EDA specialist in the semiconductor industry.

Contact

Skills

Core Skills

Formal VerificationAlgorithms

Other Skills

EDASimulationsVerilogPerlC++ LanguageVLSIFunctional VerificationCClearCasePythonRMercurial

About

Develop & maintain formal verification algorithms in Synopsys VC Formal & Hector.

Experience

15 yrs 4 mos

Total Experience

5 yrs 1 mo

Average Tenure

7 yrs 11 mos

Current Experience

Synopsys inc

2 roles

R&D Engineer, Senior Staff

Promoted

Jun 2020 – Present · 6 yrs

EDAAlgorithmsFormal VerificationSimulationsVerilogPerl+8

R&D Engineer, Staff

Jul 2018 – Jun 2020 · 1 yr 11 mos

Cadence design systems

Principal Software Engineer

Feb 2011 – Jan 2018 · 6 yrs 11 mos · San Francisco Bay Area

Cadence design systems

Research Intern

Aug 2007 – Nov 2007 · 3 mos · Chelmsford, MA

Nec

Research Intern

May 2006 – Aug 2006 · 3 mos · Princeton, NJ

Education

University of Colorado Boulder

PhD — Electrical and Computer Engineering

Jan 2003 – Jan 2010

Stackforce found 100+ more professionals with Formal Verification & Algorithms

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp

Synopsys tools

Praveena Kumar Nelam

Sr. GPU Performance Modeling Engineer

at Intel Technology India Private Limited

Bengaluru, India19 yrs 9 mos exp

GPU developmentVideo codec developmentDSP implementation

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT