D

Dhanunjay M

Software Engineer

Bengaluru, Karnataka, India7 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC Physical Design and Timing Closure.
  • Proficient in multiple Synopsys tools for design verification.
  • Strong background in Electrical and Electronics Engineering.
Stackforce AI infers this person is a skilled ASIC Physical Design Engineer with expertise in electronic design automation.

Contact

dhanush239@gmail.comLinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

Dso.aiIREMPNRTCLFusion compilerPrime timeICC2CalibreVoltusTempusInnovusSynopsys toolsMatlabC++

Experience

7 yrs 1 mo
Total Experience
1 yr 9 mos
Average Tenure
2 yrs 4 mos
Current Experience

Qualcomm

ASIC Physical Design Engineer

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India · On-site

Dso.aiIREMPNRTiming ClosureTCL+13

Synopsys inc

Staff Engineer Physical Design

Jan 2023 – Feb 2024 · 1 yr 1 mo · Bangalore Urban, Karnataka, India · On-site

Prime timeTiming Closure

Synapse design inc.

2 roles

Senior Physical Design Engineer

May 2022 – Jan 2023 · 8 mos

Timing ClosureVoltus

Physical Design Engineer

Dec 2019 – Jan 2023 · 3 yrs 1 mo

Prime timeTiming Closure

Chipedge technologies pvt ltd

Design Trainee

Apr 2019 – Nov 2019 · 7 mos

Education

Anna University

Master's degree

Aug 2015 – Jun 2017

Jawaharlal Nehru Technological University, Kakinada

undergraduate

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
SA

Sumit Arora

Sr. Staff, R&D

at Synopsys Inc

South Delhi, India27 yrs 10 mos exp
EDAProduct Development
Mitchy MITSUYASU

Mitchy MITSUYASU

Sr Architect, R&D

at Synopsys Inc

Cupertino, United States5 yrs 3 mos exp
EDASoC