M

MD Amjath

Software Engineer

Hyderabad, Telangana, India3 yrs 1 mo experience

Highly Stable

Key Highlights

Expert in Timing Constraints Management and Static Timing Analysis.
Gold Medalist in VLSI Design & Embedded Systems.
Proven track record in customer feedback integration and tool quality improvement.

Stackforce AI infers this person is a highly skilled Applications Engineer in the EDA industry with a focus on timing analysis.

Contact

Skills

Core Skills

Timing Constraints Manager (tcm)Static Timing Analysis

Other Skills

FishtailSynopsys PrimetimeVerilogSystemVerilogTclC++C (Programming Language)Cadence VirtuosoAtlas TCAD SilvacoAnalog CircuitsDigital ElectronicsPSpiceSPICEMicrosoft PowerPointMicrosoft Office

About

Working as Sr Applications Engineer for TCM EDA Tool, @Synopsys Inc

Experience

3 yrs 1 mo

Total Experience

3 yrs 1 mo

Average Tenure

3 yrs 1 mo

Current Experience

Synopsys inc

3 roles

Applications Engineer Sr Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India

Fishtail ( TCM )
Responsible for multiple TCM (fishtail) flows- (Generation/
Verification/ Promotion/ Demotion/ EQ checks/ Multi-mode)
across all implementation flows.
Collaborated closely with field and RD Engineers to capture
customer feedback and translate issues into actionable items
with quick RCA and creation of test cases from large designs.
Mentored Engineers to compare FC and TCM
elaboration/constraint mapping in FC big designs in regression.
Authored and maintained comprehensive technical
documentation.
Ownership of TCM regression running and maintaining to
improve tool quality.
Worked on distinct feature testings, created tests as per R&D
requirements major testing involves gate-level solution, GUI,
verdi-integration for various flows.

Timing constraints manager (TCM)FishtailSynopsys PrimetimeStatic Timing AnalysisVerilogSystemVerilog+9

Applications Engineer II

May 2023 – Feb 2024 · 9 mos · Bengaluru, Karnataka, India

Fishtail ( TCM )

Intern Technical-Engineering

May 2022 – Apr 2023 · 11 mos · Bengaluru, Karnataka, India

PrimeTime

Education

National Institute of Technology Raipur

Master's degree — VLSI DESIGN & EMBEDDED SYSTEM

Jan 2020 – Jan 2022

Avanthi Institute of Engineering & Technology, Hyderabad

B.Tech

Aug 2011 – Jun 2015

Stackforce found 100+ more professionals with Timing Constraints Manager (tcm) & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Farha R.

DFAE FPGA

at Macnica Cytech Pte Ltd

Singapore, Singapore3 yrs 9 mos exp

FPGA DevelopmentRTL Design

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp

Functional VerificationFormal VerificationPerformance Analysis

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp

Physical DesignASIC DesignStatic Timing Analysis

Amjuri Lokesh Kumar

Radio Frequency Design Engineer

at Data Patterns (India) Limited

Visakhapatnam, India2 yrs 6 mos exp

Radio Frequency (RF) EngineeringSystemVerilogUniversal Verification Methodology (UVM)

Sridhar Pokala

Staff Implementation Engineer

at Arm

Sheffield, United Kingdom11 yrs 9 mos exp

Physical DesignVLSI

Anurag Kumar

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Shreya Chaudhary

Intern (Technical Engineering)

at Synopsys Inc

Bengaluru, India0 mo exp

VLSI DesignCircuit Design