Shailendra Kumar

Software Engineer

Noida, Uttar Pradesh, India3 yrs 7 mos experience

Highly Stable

Key Highlights

Experienced ASIC Design Engineer with strong debugging skills.
Proficient in Hardware Engineering and digital design.
Solid educational background from IIT Kanpur.

Stackforce AI infers this person is a Hardware Engineering specialist in VLSI and ASIC design.

Contact

Skills

Core Skills

Hardware Engineering

Other Skills

DebuggingPerlVery-Large-Scale Integration (VLSI)Wireless TechnologiesVerilogMATLABCDigital IC DesignMIMOSystemVerilogJTAGVCS

Experience

3 yrs 7 mos

Total Experience

3 yrs 7 mos

Average Tenure

3 yrs 7 mos

Current Experience

Synopsys inc

4 roles

ASIC Design Engineer Senior

Promoted

Mar 2024 – Present · 2 yrs 3 mos · Noida, Uttar Pradesh, India

DebuggingHardware Engineering

ASIC Digital Design Engineer II

Jan 2024 – Mar 2024 · 2 mos · Noida, Uttar Pradesh, India

DebuggingHardware Engineering

ASIC Digital Design Engineer I

Sep 2022 – Jan 2024 · 1 yr 4 mos · Noida, Uttar Pradesh, India

DebuggingHardware Engineering

Technical Intern

Feb 2022 – Aug 2022 · 6 mos · Noida, Uttar Pradesh, India

DebuggingHardware Engineering

Education

Indian Institute of Technology, Kanpur

Master of Technology - MTech — Electrical Engineering

Jan 2019 – Jan 2021

Birla Institute of Technology, Mesra

Bachelor of Engineering - BE — Electronics and Communication Engineering

Jul 2013 – Jul 2017

Rose Public School Darbhanga

Intermediate — Science

May 2010 – May 2012

N.S. D.A.V. Public School Dumra Sitamarhi

High School

May 2008 – May 2010

Stackforce found 100+ more professionals with Hardware Engineering

Explore similar profiles based on matching skills and experience

Emma Hershberger (Cockram)

Software Engineering Manager

at Ulteig

Wabasha, United States4 yrs 9 mos exp

Project ManagementSoftware ArchitectureContinuous Integration and Continuous Delivery (CI/CD)Full-Stack DevelopmentAzure DevOps

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Vikas Kumar

Sr. Technical Leader

at Nile

Bengaluru, India21 yrs 3 mos exp

Hardware Project ManagementHigh Speed Board DesignProject ManagementSystem ArchitectureElectronics Hardware Design

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp

Digital IC DesignPhysical Design

Sandeep Prabhakaran

Verification Engineer

at NVIDIA

Sunnyvale, United States2 yrs exp

Verification and Validation (V&V)UVM

Jitendra Puri

R&D Group Director

at Synopsys Inc

West Delhi, India31 yrs 11 mos exp

ASICFunctional VerificationVerification IPSystemVerilogPCI-X

Tarun Gupta

Associate Staff Engineer, DFT

at Samsung Semiconductor

Bengaluru, India7 yrs 8 mos exp

ASIC DFTDFT