Jit Banerjee — Software Engineer
Physical Design Engineer Intern with hands-on experience as an intern, working on RTL-to-GDSII flow using Synopsys tools like IC Compiler II (ICC2), and Fusion Compiler. Passionate about deepening my expertise in backend IC design, including floorplanning, placement & routing, static timing analysis. Seeking a full-time opportunity to apply and expand my skills in high-performance chip implementation and optimization.
Stackforce AI infers this person is a Backend IC Design Engineer with expertise in VLSI and Physical Design.
Location: Kolkata, West Bengal, India
Experience: 1 yr 11 mos
Skills
- Physical Design
- Application Engineering
- Debugging
- Teaching
Career Highlights
- Hands-on experience in RTL-to-GDSII flow.
- Proficient in Synopsys tools for backend IC design.
- Strong foundation in digital and analog design methodologies.
Work Experience
Synopsys Inc
Senior Engineer (11 mos)
Engineer Intern (Physical Design) (1 yr 1 mo)
National Institute of Technology Calicut
Teaching Assistant (1 yr)
Education
Master of Technology - MTech at National Institute of Technology Calicut
Bachelor of Technology - BTech at Academy of Technology