Kiran Raj

Operations Associate

Bengaluru, Karnataka, India18 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Electronic Design Automation at IBM.
  • Strong background in VLSI and ASIC design.
  • Proficient in multiple programming and scripting languages.
Stackforce AI infers this person is a VLSI and EDA expert with significant experience in semiconductor design.

Contact

LinkedIn

Skills

Core Skills

EdaVlsi

Other Skills

Physical DesignStatic Timing AnalysisTCLTiming ClosureSoCASICDebuggingPerlSemiconductorsLinuxSimulations

Experience

18 yrs 11 mos
Total Experience
9 yrs 5 mos
Average Tenure
15 yrs 1 mo
Current Experience

Ibm

3 roles

Manager Electronic Design Automation

Dec 2025 – Present · 6 mos

Physical DesignStatic Timing AnalysisTCLTiming ClosureEDAVLSI+7

Manager, Power Processor Physical Design

Promoted

Apr 2021 – Nov 2025 · 4 yrs 7 mos

Physical DesignStatic Timing AnalysisTCLTiming ClosureEDAVLSI+7

Staff R & D Engineer

Apr 2011 – Apr 2021 · 10 yrs

Physical DesignStatic Timing AnalysisTCLTiming ClosureEDAVLSI+7

Cadence design systems

Member of Technical Staff

May 2007 – Mar 2011 · 3 yrs 10 mos

Physical DesignStatic Timing AnalysisTCLTiming ClosureEDAVLSI+7

Education

Lancaster University

Jan 2003 – Jan 2004

Visvesvaraya Technological University

Jan 1998 – Jan 2002

Stackforce found 100+ more professionals with Eda & Vlsi

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development