Gopisetti Venkatesh — Software Engineer
I have close to 4.5 years of experience in Post Silicon Validation. Skilled in developing work bench for validation and competent with debugging skills. I have good background in x86 architecture and debug. I have worked in validating the memory clusters in CPU and was responsible in writing Validation plans and finding bugs and root causing them.
Stackforce AI infers this person is a Post Silicon Validation Engineer with expertise in semiconductor validation.
Location: Andhra Pradesh, India
Experience: 6 yrs 10 mos
Skills
- Post Silicon Validation
- Debugging
Career Highlights
- 4.5 years in Post Silicon Validation.
- Expert in debugging and validation plans.
- Strong background in x86 architecture.
Work Experience
AMD
Sr. Silicon Design Engineer (1 yr 11 mos)
Intel Corporation
Post Silicon Validation Engineer (3 yrs 8 mos)
Marvell Semiconductor
Associate Design Validation engineer (1 yr 3 mos)
Associate Design Verification Engineer (1 mo)
Education
Bachelor's degree at National Institute of Technology, Tiruchirappalli