N

Nithin Kumar

Software Engineer

Kurnool, Andhra Pradesh, India2 yrs 8 mos experience
Highly Stable

Key Highlights

  • Strong foundation in ASIC design and VLSI principles.
  • Hands-on experience with industry-standard design tools.
  • Proven ability in digital design and verification.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and VLSI technologies.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Very-large-scale Integration (vlsi)Digital Design

Other Skills

ASIC designDFTFPGASOCPhysical DesignStatic Timing AnalysisCadence VirtuosoTannerPerlTclPythonScriptingCommunicationSkill DevelopmentAssertions

About

VLSI enthusiast. Having a very good understanding of ASIC design flow and knowledge in Digital design, DFT, FPGA, SOC, Physical Design and Static Timing Analysis. Worked with tools like Cadence Virtuoso, Tanner and other scripting languages like Perl, Tcl and Python.

Experience

2 yrs 8 mos
Total Experience
2 yrs 8 mos
Average Tenure
2 yrs 8 mos
Current Experience

Synopsys inc

2 roles

ASIC Design Engineer

Oct 2023 – Present · 2 yrs 8 mos · Bengaluru, Karnataka, India

ASIC designDigital designDFTFPGASOCPhysical Design+8

Technical Intern

Sep 2022 – Nov 2023 · 1 yr 2 mos · Bengaluru, Karnataka, India

  • Working as a design verification intern in the DDR PHY IP team.
ScriptingCommunication

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Jan 2020 – Jan 2022

Sree

Bachelor of Technology - BTech — Electronics and communication engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

MS

Mohit Saini

Senior Design Engineer

at Microsoft

Bengaluru, India10 yrs 7 mos exp
RTL DesignMicroarchitectureData CompressionCPU DesignComputer Architecture
VV

Vaishnavi R Vedavyas

R & D Engineer

at Synopsys Inc

Bangalore Urban, India2 yrs 11 mos exp
VLSIMemory Design
SB

Shuvam Biswas

Sr ASIC Design and Verification Engineer

at Synopsys Inc

Kolkata, India1 yr 6 mos exp
SystemVerilogUVMFormal Verification (FPV, FCA)Python Automation
RK

Ramesh Kumawat

Staff Engineer

at Synopsys Inc

Noida, India5 yrs 11 mos exp
CR

Chandrakant Ratna 🇮🇳

Senior Application Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisStandard Cell LibraryVery-Large-Scale Integration (VLSI)
VS

Vaibhav Sharma

Staff Engineer, R&D Engineering

at Synopsys Inc

Bengaluru, India7 yrs 7 mos exp
Standard cell characterizationStatic Timing Analysis
JE

Jestin E c

User Experience Designer

at TrustCapital

Trichur, India4 yrs 3 mos exp
User Experience Design (UED)Visual CommunicationUser Interface DesignVisual Design
GV

Gopisetti Venkatesh

Sr. Silicon Design Engineer

at AMD

Andhra Pradesh, India6 yrs 10 mos exp
Post Silicon ValidationDebugging