A

Atul Dhanda

Software Engineer

Hyderabad, Telangana, India4 yrs 7 mos experience

Key Highlights

  • Achieved AIR 603 in GATE 2022 in ECE.
  • Staff AMS verification engineer at Synopsys.
  • Experience at Samsung Semiconductor Institute of Research.
Stackforce AI infers this person is a VLSI design engineer with expertise in AMS verification.

Contact

LinkedIn

Skills

Other Skills

Cosim verificationAnalog CircuitsAnalog Circuit DesignCadence VirtuosoVery-Large-Scale Integration (VLSI)Python (Programming Language)CMOSSimulation and Analysis EnvironmentFinesim simulatorVerilogC (Programming Language)

About

• Currently working at Synopsys . • AIR 603 in GATE 2022 in ECE branch conducted by IIT Kharagpur . • AIR 836 in GATE 2021 in ECE branch conducted by IIT Bombay . • Worked at Samsung Semiconductor Institute of Research (SSIR) , Bangalore . • B.Tech in Electronics and Communication , DCRUST Murthal , Sonipat .

Experience

4 yrs 7 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Staff Ams verification engineer

May 2026 – May 2026 · 0 mo

Senior ASIC Digital design engineer

Sep 2022 – Apr 2026 · 3 yrs 7 mos

Samsung semiconductor india

Assistant Engineer

Jan 2020 – Jan 2021 · 1 yr · Bengaluru, Karnataka, India

Education

National Institute of Technology, Kurukshetra, Haryana

Master's degree — VLSI Design

Jan 2019 – Jan 2021

Deenbandhu Chhotu Ram University of Science & Technology

Bachelor's degree — Electronics and Communication Engineering

Stackforce found 100+ more professionals with Cosim verification & Analog Circuits

Explore similar profiles based on matching skills and experience

TC

Tanmay Chakravorty

Senior Analog Design Engineer

at Synopsys Inc

Netherlands2 yrs 2 mos exp
Mixed-Signal IC DesignAnalog Circuit Design
RB

Rupam Banik

Sr Application Engineer

at Synopsys Inc

Gyeonggi, South Korea2 yrs 11 mos exp
Static Timing AnalysisVery-Large-Scale Integration (VLSI)DFTDigital IC Design
VN

Vaibhavi Naik

Jr VLSI Engineer

at PRSsemicon Technologies (A PRSGroup company)

Bengaluru, India2 yrs 2 mos exp
VLSIEngineeringASIC DesignVerificationTeaching
SD

Samiran Deori

Validation Engineer-firmware and hardware

at Exponent Energy

Sibsagar, India3 yrs exp
TestingBMS
MP

Manideep Poleboyina

Engineer-Analog

at 7Rays Semiconductors

Bengaluru, India3 yrs 6 mos exp
Computer NetworkingAnalog Circuit Design
DS

Divaker Sharma

Analog Design, Sr Engineer

at Synopsys Inc

Noida, India4 yrs 8 mos exp
Analog Circuit DesignCircuit DesignLogic Design
SK

Sairam Kolapalli

Senior Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 3 mos exp
Functional VerificationVerification IPVLSIMicrowave EngineeringLeadership
AM

Anand Kumar Mishra

R&D Engineer ll

at Synopsys Inc

Prayagraj, India2 yrs 11 mos exp
Digital IC DesignDigital Signal Processing