A

Ayana Mohan

Software Engineer

Bengaluru, Karnataka, India7 yrs 7 mos experience

Key Highlights

  • 8 years of FPGA system development experience.
  • Expertise in hardware debugging and prototyping.
  • Proven track record in end-to-end FPGA design.
Stackforce AI infers this person is a Hardware Engineering Specialist with a focus on FPGA and VLSI technologies.

Contact

LinkedIn

Skills

Other Skills

Digital ElectronicsVerilogC (Programming Language)Very-Large-Scale Integration (VLSI)Field-Programmable Gate Arrays (FPGA)FPGA designDebuggingEthernetXilinx VivadoNetBeansEmbedded SystemsVHDLIntel Quartus PrimeRTL DesignXilinx ISE

About

FPGA Design & Prototyping Engineer with 8 years of experience in end-to-end FPGA based system development and proven track record in hardware debugging and Prototyping.

Experience

7 yrs 7 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Staff Engineer

May 2026 – Present · 1 mo · Bengaluru, Karnataka, India · Hybrid

Senior Engineer

Aug 2022 – Apr 2026 · 3 yrs 8 mos · Bengaluru, Karnataka, India · Hybrid

Mistral solutions pvt. ltd

Senior Engineer (FPGA)

Oct 2020 – Aug 2022 · 1 yr 10 mos · Bengaluru, Karnataka, India

Numato systems pvt. ltd.

2 roles

Junior Engineer (FPGA)

Jun 2020 – Aug 2020 · 2 mos

Associate Engineer (FPGA)

Jun 2018 – Jun 2020 · 2 yrs

Education

University of Calicut

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Guruvayur Devaswom English Medium School

Class XII CBSE

Jun 2012 – Apr 2014

Stackforce found 100+ more professionals with Digital Electronics & Verilog

Explore similar profiles based on matching skills and experience

SG

Shruti Gupta

Senior Application Engineer

at Synopsys Inc

Moradabad, India6 yrs 7 mos exp
Static Timing AnalysisVLSI
MS

Mansud Shaik

Senior Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs exp
AK

ANKIT KUMAR

ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp
Functional VerificationSystemVerilogPhysical DesignAutomation
MG

MOHIT GARG

Senior Analog Design Engineer

at Synopsys Inc

Noida, India5 yrs 1 mo exp
RA

Ruchika Aggarwal

Principal

at Shree Ram Group of Colleges

Panchkula, India4 yrs 6 mos exp
Research and Development (R&D)Software Development
RP

Raghavendra P R

Treasurer

at Xplore by XLRI

Bengaluru, India2 yrs 11 mos exp
MarketingStrategyDigital Circuit DesignASIC DesignHardware Design
YS

Yasrub Siddiqui

Analog Design Engineer

at CHIPEX TECHNOLOGIES

Aligarh, India2 yrs 10 mos exp
WP

Wladimir Plagges

R&D Engineer, Staff

at Synopsys

Chile23 yrs 6 mos exp
R&DEmbedded Systems