M

MOHIT GARG

Software Engineer

Noida, Uttar Pradesh, India5 yrs 1 mo experience

Key Highlights

  • Senior Analog Design Engineer at Synopsys
  • Silver Medalist at IIITA’23
  • Strong foundation in Analog design and CMOS
Stackforce AI infers this person is a skilled Analog Design Engineer with expertise in Electronics and Communication Engineering.

Contact

LinkedIn

Skills

Other Skills

Python (Programming Language)Computer ArchitectureVerilogC (Programming Language)Digital ElectronicsMachine Learning

About

B.Tech from Indian Institute of Information Technology, Allahabad with major in Electronics and Communication Engineering • Areas of interest- Analog design, CMOS• keenly interested in any opportunity that helps me develop more into the above areas • avid learner

Experience

5 yrs 1 mo
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

3 roles

Senior Analog Design Engineer

Promoted

Jan 2025 – Present · 1 yr 5 mos

Analog Design Engineer

Jun 2023 – Jan 2025 · 1 yr 7 mos

Graduate Engineer Trainee

Jan 2023 – May 2023 · 4 mos

Iiita info-communication & incubation center

Coordinator

May 2021 – May 2022 · 1 yr

Aparoksha, iiit allahabad

Executive

Mar 2020 – Apr 2021 · 1 yr 1 mo

Education

Indian Institute of Information Technology, Allahabad

B.tech — Electronics and Communications Engineering

Jan 2019 – Jan 2023

Delhi public school palwal

12th

Jan 2016 – Jan 2018

Stackforce found 100+ more professionals with Python (Programming Language) & Computer Architecture

Explore similar profiles based on matching skills and experience

MS

Mansud Shaik

Senior Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs exp
AK

ANKIT KUMAR

ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp
Functional VerificationSystemVerilogPhysical DesignAutomation
RS

Rahul Suresh

Senior Software Engineer

at Horizon Quantum

Dublin, Ireland6 yrs 11 mos exp
MicroservicesSQL
AM

Ayana Mohan

Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 7 mos exp
RP

Raghavendra P R

Treasurer

at Xplore by XLRI

Bengaluru, India2 yrs 11 mos exp
MarketingStrategyDigital Circuit DesignASIC DesignHardware Design
YS

Yasrub Siddiqui

Analog Design Engineer

at CHIPEX TECHNOLOGIES

Aligarh, India2 yrs 10 mos exp
WP

Wladimir Plagges

R&D Engineer, Staff

at Synopsys

Chile23 yrs 6 mos exp
R&DEmbedded Systems
AS

Abhishek Singh

Senior Engineer

at NVIDIA

Lucknow, India4 yrs exp
DFT