Akhilesh Shukla

Software Engineer

Bengaluru, Karnataka, India16 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in high-speed digital ASIC design.
Proficient in low power ASIC development.
Strong background in formal verification techniques.

Stackforce AI infers this person is a VLSI ASIC design expert with a focus on low power solutions.

Contact

Skills

Core Skills

AsicVlsi

Other Skills

Complex and high Speed digital ASIC implementationClock-tree planning and synthesisTiming and noiseDRC/LVS/ERCMulti-supply, Multi-voltage island designsDevelopment of UPF for low power ASICsMVRCVerdi-SignoffUPF aware formal VerificationVerilogStatic Timing AnalysisSoC

About

Component Design Engineer Experienced in High speed and Low Power ASICs Specialties: ● Complex and high Speed digital ASIC implementation ● Clock-tree planning and synthesis ● Timing and noise ● DRC/LVS/ERC ● Multi-supply, Multi-voltage island designs ● Development of UPF for low power ASICs ● MVRC, Verdi-Signoff and UPF aware formal Verification

Experience

16 yrs 11 mos

Total Experience

5 yrs 7 mos

Average Tenure

11 yrs 6 mos

Current Experience

Intel corporation

2 roles

Principal Engineer

Promoted

Jul 2025 – Present · 10 mos

Component Design Engineer

Nov 2014 – Present · 11 yrs 6 mos

Complex and high Speed digital ASIC implementationClock-tree planning and synthesisTiming and noiseDRC/LVS/ERCMulti-supply, Multi-voltage island designsDevelopment of UPF for low power ASICs+5