ALKA SHARMA

DevOps Engineer

Bengaluru, Karnataka, India12 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 10 years of experience in chip design.
  • Expertise in AI SoC design and integration.
  • Proficient in RTL to GDS processes.
Stackforce AI infers this person is a semiconductor design expert with a focus on AI and FPGA technologies.

Contact

LinkedIn

Skills

Core Skills

Soc DesignMicro-architectureFpga DevelopmentAsic DevelopmentSystem Design

Other Skills

Board DesignCC++CMOSCadence VirtuosoClockCustomer ServiceDebuggingEmulationEnglishFPGA DesigningField-Programmable Gate Arrays (FPGA)GPIO micro-architectureIntegrated Circuit DesignInterrupt

About

AI SoC Engineer with 10 years of experience in end-to-end chip design, from RTL to GDS. Currently part SoC design and integration for Intel’s AI products, including the Xeon roadmap, with expertise spanning RAS, clock and GPIO micro-architecture, synthesis, LEC, and CDC.

Experience

12 yrs 1 mo
Total Experience
2 yrs 5 mos
Average Tenure
5 yrs 11 mos
Current Experience

Intel corporation

2 roles

AI SOC Engineering

Jan 2025 – Present · 1 yr 5 mos

  • Micro-Architect for GPIO along with SOC design for RAS, Interrupt, Clock for AI SOC. SOC Integration, Front End Collateral
GPIO micro-architectureSoC designRASInterruptClockSoC Design+1

Logic Design Engineer

Jul 2020 – Aug 2025 · 5 yrs 1 mo

  • Logic Design Engineer, SoC Design
SoC Design

Western digital

Staff Engineer

Feb 2020 – Jul 2020 · 5 mos · India

  • Staff Engineer, Flash Products Groups, ASIC Development Engineering

Xilinx

Design engineer 2

Oct 2017 – Feb 2020 · 2 yrs 4 mos · Hyderabad, Telangana, India

Lattice semiconductor

2 roles

Senior System Design Engineer

Promoted

Mar 2016 – Sep 2017 · 1 yr 6 mos · Hyderabad Area, India

  • Responsible for developing System Use Case for Lattice Upcoming FPGA. Includes developing Specification , RTL Developments to GDS, Support to Verification Team and Silicon level System Bring-Up and Board Design.
  • Currently Working on Machine Learning Use Case Development
System Use Case DevelopmentSpecification DevelopmentRTL DevelopmentVerification SupportSilicon Level System Bring-UpBoard Design+2

System Engineer

Mar 2015 – Mar 2016 · 1 yr · Hyderabad Area, India

  • System Level Board Designing, Emulation, Pre-silicon validation and Post Silicon Validation
System Level Board DesigningEmulationPre-silicon validationPost Silicon ValidationSystem Design

Silicon image

2 roles

System Engineer

Sep 2014 – Mar 2015 · 6 mos · Hyderabad Area, India

  • FPGA Designing, System Level Testing and Debugging, RTL
FPGA DesigningSystem Level TestingDebuggingRTLFPGA Development

Intern System Engineering

Mar 2014 – Aug 2014 · 5 mos · Hyderabad Area, India

  • Pre and Post Silicon Validation

Education

Malviya National Institute of Technology, Jaipur

MASTERS OF TECHNOLGY — VLSI DESIGN

Jan 2012 – Jan 2014

THAKRAL COLLEGE OF TECHNOLOGY, RGTU

Bachelor of Engineering (BEng)

Jan 2008 – Jan 2012

MAHARISHI CENTRE FOR EDUCATIONAL EXCELLENCE.BHOPAL,MP

Jan 2000 – Jan 2008

Stackforce found 100+ more professionals with Soc Design & Micro-architecture

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design