Atul Mukkawar

CTO

India9 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Lead Engineer with extensive VLSI expertise
  • Proficient in ASIC design and timing analysis
  • Strong background in digital electronics and physical design
Stackforce AI infers this person is a VLSI and ASIC design expert in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Application-specific Integrated Circuits (asic)

Other Skills

Digital ElectronicsStatic Timing AnalysisLogic SynthesisPhysical DesignSynopsys Primetimedesign compilerTiming ClosureSynthesisTiming Analysis

Experience

9 yrs 9 mos
Total Experience
2 yrs 5 mos
Average Tenure
4 yrs 1 mo
Current Experience

Qualcomm

2 roles

Lead Engineer

Apr 2022 – Present · 4 yrs 1 mo

Digital ElectronicsVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)Static Timing AnalysisLogic SynthesisPhysical Design+3

Senior Engineer

Aug 2017 – Jul 2021 · 3 yrs 11 mos · Bangalore

  • Synthesis and Timing Analysis/Closure of complex chips.
SynthesisTiming AnalysisTiming ClosureVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)

Intel corporation

SoC Design Engineer

Jul 2021 – Apr 2022 · 9 mos · Bangalore Urban, Karnataka, India

Seagate technology

Intern

Jul 2016 – Jun 2017 · 11 mos · Pune Area, India

  • Worked with Design Implementation team specifically on Synthesis and STA.
SynthesisStatic Timing Analysis

Education

COEP Technological University

Master’s Degree — VLSI and Embedded Systems

Jan 2015 – Jan 2017

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

VP

Ved Prakash

Associate Director

at Samsung India

Bangalore, India21 yrs 10 mos exp
VLSIASIC
Abhishek Sharma

Abhishek Sharma

AMD

at AMD

Bengaluru, India25 yrs 6 mos exp
Program ManagementProject Management
PM

Panguru Madhu

R&D IC Design Engineer

at Broadcom Inc.

Bengaluru, India8 yrs 9 mos exp
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 9 mos exp
Physical Design
Vivek Gupta

Vivek Gupta

Sr. Manager DV

at NVIDIA

Bengaluru, India18 yrs 11 mos exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 6 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 6 mos exp
ASICEmbedded SystemsVLSI
Anshul Singh

Anshul Singh

Principal EDA Engineer

at NVIDIA

Hyderabad, India15 yrs 3 mos exp
VLSIASICSoCPhysical DesignStatic Timing Analysis