A

AVASHESH YADAV

Software Engineer

Gorakhpur, Uttar Pradesh, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced DFT Engineer with expertise in ATPG.
  • Proficient in Scan Insertion and EDT methodologies.
  • Strong foundation in Electrical Engineering from a reputable institution.
Stackforce AI infers this person is a DFT Engineer specializing in semiconductor testing methodologies.

Contact

LinkedIn

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Dft

Other Skills

Scan InsertionEDTJTAGMBIST

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Insemi technology services pvt. ltd.

DFT Engineer

Sep 2022 – Present · 3 yrs 9 mos · Bengaluru, Karnataka, India

Scan InsertionEDTAutomatic Test Pattern Generation (ATPG)DFT

Education

Rajkiya Engineering College Sonbhadra

Bachelor of Technology - BTech — Electrical Engineering

Jan 2018 – Jan 2022

G.N. National Public School - India

Intermediate — Science

Apr 2016 – May 2017

Stackforce found 100+ more professionals with Automatic Test Pattern Generation (atpg) & Dft

Explore similar profiles based on matching skills and experience

DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Subrata Roy

Subrata Roy

Director

at NVIDIA

Bengaluru, India25 yrs 1 mo exp
EDADFTC++HDLFPGA
Pradeep Korada

Pradeep Korada

Associate

at PwC India

Srikakulam, India3 yrs 9 mos exp
Embedded SystemsFirmware
S Thimothy

S Thimothy

Software Engineer

at HCLTech

Hubli-Dharwad, India1 yr 3 mos exp
Design AutomationVLSISilicon ValidationHardware EngineeringRTL Design
Nilam Sachan

Nilam Sachan

Senior Manager R&D

at Synopsys Inc

Noida, India22 yrs 10 mos exp
Product DevelopmentProject ManagementArchitectural DesignDFTTechnical Leadership
Shivani Kapoor

Shivani Kapoor

RTL Design Engineer

at NVIDIA

San Francisco, United States8 yrs 2 mos exp
RTL DesignComputer ArchitectureTeam LeadershipDigital IC DesignSoC Design
AK

Ajith Kumar R

STA Engineer

at Marvell Semiconductor

Bengaluru, India8 yrs 1 mo exp
STA EngineeringTiming Closure
VP

VENKATA JAGADISH PEDIREDLA

Embedded system R&D Engineer

at Avyantra

East Godavari, India1 yr exp
Design-for-Testability (DFT)VLSI TestingRTL DesignVLSI DesignEmbedded System Design