Dhruv Khanna

Software Engineer

Rajasthan, India4 yrs experience
Highly Stable

Key Highlights

  • Experienced in silicon design and SoC engineering.
  • Proficient in multiple programming languages and design tools.
  • Strong leadership and public speaking skills.
Stackforce AI infers this person is a semiconductor design engineer with expertise in silicon and system-on-chip technologies.

Contact

LinkedIn

Skills

Other Skills

PerlVerilogTCLMicrosoft OfficePython (Programming Language)MATLABIntel Quartus PrimeLinuxC (Programming Language)LeadershipPublic SpeakingCadence VirtuosoModelSim

Experience

4 yrs
Total Experience
3 yrs 8 mos
Average Tenure
3 mos
Current Experience

Amd

Senior Silicon Design Engineer

Feb 2026 – Present · 4 mos

Intel corporation

2 roles

SoC Design Engineer

Jun 2022 – Feb 2026 · 3 yrs 8 mos

Graduate Technical Intern

Aug 2021 – May 2022 · 9 mos

Csir-ceeri

Project Intern

May 2018 – Jul 2018 · 2 mos · Pilani, Rajasthan, India

  • Designing of prototype for Air Quality Monitoring. Fetching data using different sensors and then transmitting the data.

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI

B K Birla Institute of Engineering & Technology, Pilani

Bachelor's degree — Electronics and Communication Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Perl & Verilog

Explore similar profiles based on matching skills and experience

Bela Vaishali Chuphal

Bela Vaishali Chuphal

Senior Software Engineer I

at McKinsey & Company

Dehra Dun, India9 yrs 11 mos exp
Peter Valchev

Peter Valchev

Director Software Engineering, Information Security Engineering

at Google

San Francisco, United States25 yrs 5 mos exp
Information SecurityCryptographyWeb SecuritySecurity Reviews
Gaurav Gugnani

Gaurav Gugnani

Data Governance Architect

at Nokia

Noida, India18 yrs 6 mos exp
Cloud MigrationTechnical Program ManagementSolution ArchitectureCloud MonitoringData Analysis
Naman Kumar Yadav

Naman Kumar Yadav

Intern Engineering (Post Silicon Validation)

at Sandisk

New Delhi, India1 yr 8 mos exp
Mahin A.

Mahin A.

Member Of Technical Staff

at Smart IOPS

Kerala, India6 yrs 5 mos exp
VLSI DesignVerification
DEEPAK KUMAR

DEEPAK KUMAR

Principal Engineer

at Arm

Bengaluru, India13 yrs 3 mos exp
Design VerificationHardware DesignSystem-Level VerificationValidationElectrical Design
Basavaraj Hiremath.

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp
Memory LayoutCompiler Development
Rohit Jain

Rohit Jain

Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
FPGASilicon ValidationUSB3.0UVM