Jonathan Ko

Software Engineer

Ottawa, Ontario, Canada0 mo experience

Key Highlights

Expert in ASIC design verification for high-speed Ethernet.
Proficient in SystemVerilog and UVM methodologies.
Strong background in Python and network protocols.

Stackforce AI infers this person is a skilled ASIC Verification Engineer with expertise in high-speed networking technologies.

Contact

Skills

Core Skills

AsicRtl VerificationDeep Packet Inspection

Other Skills

Synopsys VCSSynopsys VerdiUniversal Verification Methodology (UVM)SystemVerilogPerlPython (Programming Language)Internet Protocol Suite (TCP/IP)TCLC++LinuxVerilogGNU MakeBash

About

Currently doing ASIC design verification for 224G Ethernet IP at Synopsys. Feel free to reach out and connect!

Experience

0 mo

Total Experience

Average Tenure

Current Experience

Synopsys inc

ASIC Design Verification Engineer

Jan 2025 – Present · 1 yr 5 mos · Ottawa, Ontario, Canada · Hybrid

Synopsys VCSSynopsys VerdiUniversal Verification Methodology (UVM)SystemVerilogASICRTL Verification

Nokia

2 roles

Deep Packet Inspection Engineer

Sep 2023 – Dec 2023 · 3 mos · Ottawa, ON · Hybrid

PerlPython (Programming Language)Internet Protocol Suite (TCP/IP)TCLDeep Packet Inspection

Deep Packet Inspection Engineer

Jan 2023 – Apr 2023 · 3 mos · Ottawa, ON · Hybrid

PerlPython (Programming Language)Internet Protocol Suite (TCP/IP)TCLDeep Packet Inspection

Ford motor company

3 roles

Wi-Fi Test Engineer

Jan 2022 – Apr 2022 · 3 mos · Oakville, Ontario, Canada · Remote

Python (Programming Language)Internet Protocol Suite (TCP/IP)

Embedded Software Developer

May 2021 – Aug 2021 · 3 mos · Ottawa, ON · Remote

Python (Programming Language)C++

Embedded Software Developer

Sep 2020 – Dec 2020 · 3 mos · Ottawa, ON · Remote

C++

Education

University of Waterloo

Bachelor of Applied Science - BASc — Electrical Engineering

Jan 2019 – Jan 2024

Stackforce found 100+ more professionals with Asic & Rtl Verification

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp

Product ManagementEngineering Management

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp

Analog Circuit Design

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp

Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp

ASIC DesignVLSI DesignDesign verification