Kamil Samnani

Software Engineer

Bengaluru, Karnataka, India22 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI and SoC design.
  • Proven leadership in cross-functional teams.
  • Extensive experience in ASIC and hardware architecture.
Stackforce AI infers this person is a semiconductor engineering expert with a focus on VLSI and ASIC design.

Contact

LinkedIn

Skills

Other Skills

VLSISoCVerilogASICCDebuggingTeam LeadershipCross-functional Team LeadershipTechnical LeadershipFunctional VerificationPost Silicon SupportProduction and TE SupportHardware ArchitectureLow-Power VerificationApplication-Specific Integrated Circuits (ASIC)

Experience

22 yrs 5 mos
Total Experience
7 yrs
Average Tenure
1 yr 5 mos
Current Experience

Arm

Sr Principal Engineer

Jan 2025 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India

Intel corporation

2 roles

Principal Engineer Pre-Silicon Validation/Verification

Apr 2024 – Dec 2024 · 8 mos

Technical Lead

Sep 2016 – Dec 2024 · 8 yrs 3 mos

Freescale semicontuctor

Lead Design Engineer

Feb 2006 – Aug 2016 · 10 yrs 6 mos · Noida, NCR India

Celstream technologies

Design Engineer

Nov 2003 – Feb 2006 · 2 yrs 3 mos · Bangalore India

Education

National Institute of Technology, Hamirpur

Bachelor of Technology (B.Tech.)

Jan 1999 – Jan 2003

Stackforce found 100+ more professionals with VLSI & SoC

Explore similar profiles based on matching skills and experience

Mahin A.

Mahin A.

Member Of Technical Staff

at Smart IOPS

Kerala, India6 yrs 5 mos exp
VLSI DesignVerification
DEEPAK KUMAR

DEEPAK KUMAR

Principal Engineer

at Arm

Bengaluru, India13 yrs 3 mos exp
Design VerificationHardware DesignSystem-Level VerificationValidationElectrical Design
Vidya sagar Meesala

Vidya sagar Meesala

Deputy General Manager at ZF Group

at ZF Group

Hyderabad, India18 yrs 9 mos exp
People ManagementPerformance ManagementADAS TestingQuality AssuranceProduct Management
Basavaraj Hiremath.

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp
Memory LayoutCompiler Development
Rohit Jain

Rohit Jain

Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
FPGASilicon ValidationUSB3.0UVM
Chirag Agarwal

Chirag Agarwal

Formal Verification

at NVIDIA

Gurgaon, India25 yrs 8 mos exp
Formal VerificationFunctional Verification
Shivam Agarwal

Shivam Agarwal

Senior DFT Engineer

at NVIDIA

Jaipur, India5 yrs exp
RTL VerificationEmbedded SystemsDFT
Suraj Sarab

Suraj Sarab

Senior Engineer, Systems Software

at NVIDIA

Hyderabad, India6 yrs 11 mos exp
Software Development