K

Karunesh Pandey

Software Engineer

Bengaluru, Karnataka, India3 yrs experience

Highly Stable

Key Highlights

Expert in Analog Integrated Circuit Design.
Hands-on experience with advanced technology nodes.
Proficient in CMOS design and simulation.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Analog Circuit Design.

Contact

Skills

Core Skills

Analog Integrated Circuit Design

Other Skills

CMOS DesignSimulation ToolsMathematicsMusic

About

electrical engineering , Mathematics and Music

Experience

3 yrs

Total Experience

3 yrs

Average Tenure

3 yrs

Current Experience

Synopsys inc

3 roles

Analog Design Senior Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · On-site

worked on high speed Memory PHYs (IPs) Rx blocks based on lpddr6/5x/ and HBM in advanced 2nm, 3nm ,5nm and int18A technology nodes.

Analog Integrated Circuit Design

Analog Design Engineer

Jun 2023 – Feb 2025 · 1 yr 8 mos · On-site

Intern-Analog and mixed signals

Feb 2023 – May 2023 · 3 mos · On-site

Designed and simulated CMOS inverter, basic and universal gates schematics and Symbols from scratch using synopsys custom compiler tool. Worked on running ESP, static and dynamic CCK, Formality and EMIR on various Circuits ,also performed monte- Carlo and sigma amplification simulations with analysis of q-q plots.

Education

Motilal Nehru National Institute Of Technology

Bachelor's degree — Electronics and Communications Engineering

Central Hindu Boys School

Senior Secondary

Jul 2016 – Jun 2018

Stackforce found 100+ more professionals with Analog Integrated Circuit Design

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp

Analog Circuit Design

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Ayush Tiwari

Deputy Engineer

at Bharat Electronics Limited

Varanasi, India3 yrs 11 mos exp

Embedded SystemsPython (Programming Language)Cryptography

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp

Field-Programmable Gate Arrays (FPGA)

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp

Nishanta B.

Lead Software Engineer

at Cadence Design Systems

Noida, India4 yrs 10 mos exp

Low Power SystemsC++SystemVerilogCompilers