Mallikarjuna Bharamagoudar

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Passionate VLSI Enthusiast with 4 years of experience.
Specializes in ATPG, MBIST, and debug methodologies.
Hands-on exposure to industry-oriented EDA tools.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor testing methodologies.

Contact

Skills

Other Skills

Scan InsertionAutomatic Test Pattern Generation (ATPG)Analog Circuit DesignApplication-Specific Integrated Circuits (ASIC)VerilogC (Programming Language)Python (Programming Language)DFT

About

Passionate VLSI Enthusiast and detail-oriented DFT(Design for Test) Engineer with around 4 years of experience in the semiconductor industry. I specialize in ATPG ,MBIST ,debug and hands on exposure to industry oriented EDA tools and methodologies.

Experience

3 yrs 11 mos

Total Experience

2 yrs

Average Tenure

3 yrs 11 mos

Current Experience

Astera labs

Senior DFT Engineer

Jun 2026 – Present · 0 mo

Eteros technologies

DFT Engineer

Jul 2022 – Present · 3 yrs 11 mos · Bengaluru, Karnataka, India

Kpit

Intern

Jan 2019 – Jun 2019 · 5 mos · Bengaluru, Karnataka, India

Education

B. M. S. College of Engineering

Master's degree — VLSI Design and Embedded systems

Jan 2020 – Jan 2022

KLE Technological University - Hubballi (India)

Bachelor of Engineering - BE — Electronics and Communications

Jan 2015 – Jan 2019

Jawahar Navodaya Vidyalaya - JNV

High School

Jan 2008 – Jan 2015

Stackforce found 100+ more professionals with Scan Insertion & Automatic Test Pattern Generation (ATPG)

Explore similar profiles based on matching skills and experience

Aakash Gupta

Senior Engineer

at Synopsys Inc

Greater Delhi, India4 yrs 3 mos exp

Logic SynthesisFormal Equivalence Verification

Afzal Hussain

Hardware Engineer

at Qualcomm

Hyderabad, India4 yrs 4 mos exp

Wireless TechnologiesHardware EngineeringRF Hardware/Software

Mudamala Ramesh Reddy

Senior Engineer

at Eximietas Design

Gopavaram, India4 yrs 4 mos exp

Automotive DesignAutomatic Test Pattern Generation (ATPG)

SAI VIVEK M.

Silicon design engineer 2

at AMD

Hyderabad, India2 yrs 7 mos exp

Silicon DesignComputer Architecture

Venkatesh Rathod

Senior DFT Engineer

at MosChip®

Hyderabad, India5 yrs exp

DFTLogic Synthesis

Ankit Kumar

Hardware Design Engineer

at Bosch Global Software Technologies

Bengaluru, India5 yrs 9 mos exp

Hardware DesignElectronic Product DesignHardware Development

Paras Jain

Senior Engineer

at Qualcomm

Bengaluru, India4 yrs 7 mos exp

Nikhil Krishna K

Senior Software Engineer

at Qualcomm

Ireland5 yrs 7 mos exp

Open Source (edk2/TianoCore)UEFIFirmwareAlgorithm DevelopmentDevice Drivers