Manish Maurya

Product Manager

Bengaluru, Karnataka, India8 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expertise in LEC, ECO, and LP.
Extensive experience in Logic Synthesis and scripting.
Senior leadership role at Cadence Design Systems.

Stackforce AI infers this person is a semiconductor design expert with strong leadership in product engineering.

Contact

Skills

Other Skills

Conformal LEC and ECOLow-power DesignSystem on a Chip (SoC)Electrical EngineeringElectronicsVerilogFunctional VerificationPhysical DesignStatic Timing AnalysisDigital IC DesignBluespecIntegrated Circuit DesignSystemverilog

About

Expertise in LEC, ECO and LP. Have Experience in Logic Synthesis, TCL scripting, Shell scripting, Verilog coding.

Experience

8 yrs 11 mos

Total Experience

4 yrs 5 mos

Average Tenure

5 yrs 10 mos

Current Experience

Cadence

3 roles

Sr Product Engineering Manager

Promoted

Jun 2025 – Present · 1 yr · Bengaluru, Karnataka, India

Principal Product Engineer

Jul 2022 – Jun 2025 · 2 yrs 11 mos · Bengaluru, Karnataka, India

Lead Product Engineer

Aug 2020 – Jul 2022 · 1 yr 11 mos · Bengaluru, Karnataka, India

Intel corporation

Design Engineer

Jul 2017 – Aug 2020 · 3 yrs 1 mo · Bengaluru Area, India

Education

Indian Institute of Technology, Madras

Bachelor's & Master's Dual Degree — Electrical and Electronics Engineering

Jan 2012 – Jan 2017

Swami Harsewanand Public School - India

Senior School

Jan 2009 – Jan 2011

Jawahar Navodaya Vidyalaya - JNV

Secondary School — All

Jan 2004 – Jan 2009

Stackforce found 100+ more professionals with Conformal LEC and ECO & Low-power Design

Explore similar profiles based on matching skills and experience

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp

Soma Sekhar Bolla

Lead Analog Validation Engineer

at NXP Semiconductors

Noida, India5 yrs 9 mos exp

ValidationSignal IntegritySystems Design

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Arunteja Reddy Gopireddy

Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp

Computer Vision SystemsLinux Kernel & Userspace Development

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp

Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification

Sheik Abdullah

Senior Staff Application Engineer - SERDES IP

at Synopsys Inc

Bengaluru, India16 yrs 5 mos exp

Semiconductor IPTechnical RequirementsEDA

Nitisha Sabbavarapu

MTS - Silicon Design Engineer

at AMD

India10 yrs 10 mos exp

Hardware SecurityDebug IPSoC architectureLow powerHardware acceleration