Melinda Pinto

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience

Highly Stable

Key Highlights

Expert in VLSI and SoC design methodologies.
Proficient in multiple programming languages and design tools.
Strong background in DFT and ASIC development.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and DFT methodologies.

Contact

Skills

Other Skills

Synopsys toolsAutomatic Test Pattern Generation (ATPG)System on a Chip (SoC)Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)VerilogMatlabLabVIEWVHDLCMicrosoft WordMicrosoft PowerPointMicrosoft ExcelJavaHTML

Experience

8 yrs 9 mos

Total Experience

6 yrs 9 mos

Average Tenure

2 yrs

Current Experience

Amd

Member of Technical Staff

Jun 2024 – Present · 2 yrs

Mediatek

3 roles

Staff DFT Engineer

Jul 2020 – Jun 2024 · 3 yrs 11 mos

Senior DFT Engineer

Promoted

Jul 2018 – Jun 2020 · 1 yr 11 mos

DFT Engineer

Jul 2017 – Jun 2018 · 11 mos

Education

PES University, Bangalore, India

Master of Technology — Electronics and Communications Engineering

Jan 2015 – Jan 2017

M V J College of Engineering, Bangalore, India

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2011 – Jan 2015

Mount Carmel College, Bangalore, India

Jan 2009 – Jan 2011

St. Francis Xavier Girls' High School, Bangalore, India

Jan 2003 – Jan 2009

Carmel School, Kuwait

Stackforce found 100+ more professionals with Synopsys tools & Automatic Test Pattern Generation (ATPG)

Explore similar profiles based on matching skills and experience

sriram pantla

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 9 mos exp

PCIe

Shrikant B.

Physical Implementation Engineer

at Rivos Inc.

Bengaluru, India10 yrs 11 mos exp

Very-Large-Scale Integration (VLSI)Physical DesignApplication-Specific Integrated Circuits (ASIC)

Rahul Kolhe

Staff Design Engineer

at Lattice Semiconductor

Pune City, India9 yrs 8 mos exp

RTL DesignVLSI

Rashmi .

Staff Engineer

at Neurealm

Bengaluru, India7 yrs 6 mos exp

Syed Zainuddin

Validation Engineer

at UST

Bengaluru, India4 yrs 9 mos exp

Silicon ValidationValidation

Anil Deshpande

Director of Engineering

at Samsung Semiconductor India Research

Bengaluru, India20 yrs 8 mos exp

Engineering ManagementSystem Verification

Aaditya Singh

Embedded System Engineer

at STMicroelectronics

Gandhinagar, India0 mo exp

Embedded SystemsEmbedded SoftwareAIoT

Taha Perwaiz

Physical Design Engineer

at Qualcomm

Bengaluru, India2 yrs 3 mos exp

Physical DesignTiming ClosureGraphics Hardware DesignDigital IC DesignPower Performance Optimization