Mummadireddy Reddivari Bhanu Sashank Reddy

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience

Key Highlights

  • Senior Timing Engineer with expertise in Static Timing Analysis.
  • Proven experience at Qualcomm and MediaTek.
  • Strong academic background in Embedded Systems and Electronics.
Stackforce AI infers this person is a Semiconductor Engineering specialist with a focus on Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisLogic Synthesis

Other Skills

PrimetimeCLPTempusLECTiming ClosureTweakerCMOSPython (Programming Language)

Experience

3 yrs 10 mos
Total Experience
2 yrs 11 mos
Average Tenure
11 mos
Current Experience

Qualcomm

Senior Engineer STA

Jul 2025 – Present · 11 mos · Bangalore Urban, Karnataka, India · On-site

Static Timing AnalysisPrimetime

Mediatek

2 roles

Senior Engineer

Jul 2022 – Jun 2025 · 2 yrs 11 mos · Bangalore Urban, Karnataka, India · On-site

Logic SynthesisCLP

Intern

Jan 2022 – Jun 2022 · 5 mos · Bangalore Urban, Karnataka, India · On-site

Education

Birla Institute of Technology and Science, Pilani

Master of Engineering - MEng — Embedded Systems

Jan 2020 – Jan 2022

Shanmugha Arts, Science, Technology & Reserch Academy (SASTRA), Thanjavur

Bachelor of Technology - BTech

Jun 2015 – Apr 2019

Stackforce found 100+ more professionals with Static Timing Analysis & Logic Synthesis

Explore similar profiles based on matching skills and experience

Dr Parag Bhatnagar

Dr Parag Bhatnagar

Silicon Engineering Director

at Accenture

Bengaluru, India27 yrs exp
Physical DesignStatic Timing AnalysisBusiness Development
Praveen Pandey

Praveen Pandey

Senior Principal Design Engineer

at Cadence Design Systems

Bengaluru, India13 yrs 1 mo exp
Physical DesignASIC Design
V.

Ved .

Senior STA Engineer

at Qualcomm

Bengaluru, India5 yrs 10 mos exp
Static Timing AnalysisPhysical DesignTiming Closure
Raghu Kumar Alamuri

Raghu Kumar Alamuri

ML/TPU Performance Modelling and Analysis

at Google

Bengaluru, India21 yrs 5 mos exp
Performance AnalysisRTL DesignPerformance VerificationSoC DesignCPU Performance Analysis
Kalyani Madam

Kalyani Madam

Physical Design Engineer

at Proxelera

Nizamabad, India5 yrs 2 mos exp
Physical Design
ST

Sachin Tamta

Engineer

at Qualcomm

Nainital, India3 yrs 7 mos exp
Physical DesignHardware Engineering
SD

Sagar Dn

Product Application Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
NR

Nikita Ranjan

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 11 mos exp
Constraint delivery