N

Nirbhay Kumar Chaturvedi

Product Engineer

Uttar Pradesh, India4 yrs 4 mos experience
Most Likely To SwitchAI Enabled

Key Highlights

  • Expert in VLSI Design Verification methodologies.
  • Proficient in System Verilog and UVM.
  • Strong foundation in Digital Electronics and Computer Architecture.
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in digital design methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Digital Designs

Other Skills

verilogDFTC (Programming Language)System verilogLinuxComputer ArchitectureDigital ElectronicsAdvance Digital ElectronicsMicrosoft OfficeCustomer ServiceManagementMicrosoft ExcelProject ManagementMicrosoft WordLeadership

Experience

4 yrs 4 mos
Total Experience
1 yr 5 mos
Average Tenure
2 yrs 7 mos
Current Experience

Keenheads

2 roles

Design Verification Engineer

Nov 2023Present · 2 yrs 7 mos · India · On-site

Universal Verification Methodology (UVM)verilog

Design Verification Engineer

Nov 2023Present · 2 yrs 7 mos · India · On-site

DFTUniversal Verification Methodology (UVM)

Proxelera

2 roles

VLSI DV Engineer

Promoted

Jun 2023Oct 2023 · 4 mos · On-site

C (Programming Language)Digital Designs

VLSI Engineer - Trainee

Aug 2022May 2023 · 9 mos · On-site

Madan mohan malaviya university of technology

2 roles

Guest Faculty

Promoted

Nov 2021Jul 2022 · 8 mos · Gorakhpur, Uttar Pradesh, India · On-site

Guest Faculty

Jul 2018Jun 2019 · 11 mos · Gorakhpur, Uttar Pradesh, India

Education

Centre for Development of Advanced Computing (C-DAC)

PGDC — VLSI

Sep 2021May 2022

Madan Mohan Malaviya University of Technology

Master of Technology - MTech — Control & Instrumentation

Jan 2016Jan 2018

BBDNITM, Lucknow

Bachelor of Technology (B.Tech.) — Electronics and instrumentation

Jan 2011Jan 2015

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Digital Designs

Explore similar profiles based on matching skills and experience