Raghunadha Reddy Siddam

Software Engineer

Bengaluru, Karnataka, India8 yrs 11 mos experience
Highly Stable

Key Highlights

  • 4 years of experience in Physical Design and Application Engineering.
  • Currently contributing to Qualcomm as an Engineer-1.
  • Previously worked as a consultant at Cadence Design Systems.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC and FPGA technologies.

Contact

LinkedIn

Skills

Other Skills

FPGAVerilogASICPhysical DesignPhysical VerificationPerlTCLAnalogDigital Electronics

About

Having 4 years of experience as a Physical design engineer & Application engineer Currently working in Qualcomm as Engineer-1 (CWF). Worked as Application engineer ( consultant at Cadence Design Systems).

Experience

8 yrs 11 mos
Total Experience
4 yrs 11 mos
Average Tenure
4 yrs
Current Experience

Mediatek

Staff Engineer

Jun 2022 – Present · 4 yrs · Bengaluru, Karnataka, India

Si2chip technologies pvt. ltd.

Design Engineer

Jul 2017 – Jun 2022 · 4 yrs 11 mos · Bengaluru, Karnataka, India

Education

Vellore Institute of Technology

Master's Degree — VLSI Design

Jan 2015 – Jan 2017

Stackforce found 100+ more professionals with FPGA & Verilog

Explore similar profiles based on matching skills and experience

Naman Kumar Yadav

Naman Kumar Yadav

Intern Engineering (Post Silicon Validation)

at Sandisk

New Delhi, India1 yr 8 mos exp
Mahin A.

Mahin A.

Member Of Technical Staff

at Smart IOPS

Kerala, India6 yrs 5 mos exp
VLSI DesignVerification
DEEPAK KUMAR

DEEPAK KUMAR

Principal Engineer

at Arm

Bengaluru, India13 yrs 3 mos exp
Design VerificationHardware DesignSystem-Level VerificationValidationElectrical Design
Basavaraj Hiremath.

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp
Memory LayoutCompiler Development
Rohit Jain

Rohit Jain

Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
FPGASilicon ValidationUSB3.0UVM
Chirag Agarwal

Chirag Agarwal

Formal Verification

at NVIDIA

Gurgaon, India25 yrs 8 mos exp
Formal VerificationFunctional Verification
Shivam Agarwal

Shivam Agarwal

Senior DFT Engineer

at NVIDIA

Jaipur, India5 yrs exp
RTL VerificationEmbedded SystemsDFT
Suraj Sarab

Suraj Sarab

Senior Engineer, Systems Software

at NVIDIA

Hyderabad, India6 yrs 11 mos exp
Software Development