Raveendra Reddy

Software Engineer

Andhra Pradesh, India10 yrs 3 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC and VLSI design.
  • Proficient in multiple EDA tools.
  • Strong background in FPGA development.
Stackforce AI infers this person is a VLSI and ASIC design expert with strong FPGA capabilities.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Very-large-scale Integration (vlsi)

Other Skills

Altera QuartusCCadence EncounterCadence NC LaunchCadence RCCadence VirtuosoField-Programmable Gate Arrays (FPGA)MatlabModelSimPerlSystem on a Chip (SoC)UVMVerilogXilinx ISEquestasim

Experience

10 yrs 3 mos
Total Experience
6 yrs 5 mos
Average Tenure
3 yrs 10 mos
Current Experience

Amd

Senior Silicon Design Engineer

Aug 2022 – Present · 3 yrs 10 mos · Hyderabad, Telangana, India

CVerilogSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)

Moschip

3 roles

Senior Verification Engineer

Promoted

Jul 2021 – Jul 2022 · 1 yr

Application Specific Integrated Circuit Verification Engineer

Jun 2016 – Jun 2021 · 5 yrs

Engineering Trainee

Dec 2015 – May 2016 · 5 mos

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI DESIGN

Jan 2013 – Jan 2015

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis