S

Sai Ganesh Uppuganti

Software Engineer

Bengaluru, Karnataka, India4 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Hands-on experience in DFT methodologies.
  • Proficient in Automatic Test Pattern Generation.
  • Strong foundation in Electrical and Electronics Engineering.
Stackforce AI infers this person is a DFT Engineer with expertise in digital electronics and testing methodologies.

Contact

LinkedIn

Skills

Core Skills

DftAutomatic Test Pattern Generation (atpg)

Other Skills

TCL scriptingDigital ElectronicsAPB ProtocolLinuxVerilog HDLSystem VerilogUniversal Verification Methodology (UVM)Boundary ScanMBISTScan InsertionEDT

About

DFT Engineer-Hands on experience on ATPG, Simulations, Scan Insertion, EDT Techniques. Completed B.Tech in Electrical and Electronics engineering at JNTU-Kakinada, Andhra Pradesh.

Experience

4 yrs 6 mos
Total Experience
2 yrs 3 mos
Average Tenure
3 yrs 10 mos
Current Experience

Wafer space - an acl digital company

2 roles

Design Engineer II || DFT

Promoted

Jul 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India

  • Client: Microchip
TCL scriptingDigital ElectronicsAPB ProtocolLinuxVerilog HDLSystem Verilog+7

Design Engineer I || DFT

Jul 2022 – Jun 2024 · 1 yr 11 mos · Bengaluru, Karnataka, India

  • Client: Microchip
TCL scriptingDigital ElectronicsAPB ProtocolLinuxVerilog HDLSystem Verilog+7

L&t technology services limited

Associate Engineer || DFT

Oct 2021 – Jun 2022 · 8 mos · Mysore, Karnataka, India

Hysoc technologies pvt ltd

Trainee Engineer

Sep 2019 – Aug 2021 · 1 yr 11 mos · Hyderabad, Telangana, India

Education

Jawaharlal Nehru Technological University, Kakinada

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2016 – Jan 2019

Smt.B.Seetha polytechnic, Bhimavaram

Diploma — Electrical and Electronics Engineering

Jan 2013 – Jan 2016

Zilla Parishad High School Bandarulanka

School

May 2013 – Present

Stackforce found 100+ more professionals with Dft & Automatic Test Pattern Generation (atpg)

Explore similar profiles based on matching skills and experience

DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Subrata Roy

Subrata Roy

Director

at NVIDIA

Bengaluru, India25 yrs 1 mo exp
EDADFTC++HDLFPGA
Pradeep Korada

Pradeep Korada

Associate

at PwC India

Srikakulam, India3 yrs 9 mos exp
Embedded SystemsFirmware
S Thimothy

S Thimothy

Software Engineer

at HCLTech

Hubli-Dharwad, India1 yr 3 mos exp
Design AutomationVLSISilicon ValidationHardware EngineeringRTL Design
Nilam Sachan

Nilam Sachan

Senior Manager R&D

at Synopsys Inc

Noida, India22 yrs 10 mos exp
Product DevelopmentProject ManagementArchitectural DesignDFTTechnical Leadership
Shivani Kapoor

Shivani Kapoor

RTL Design Engineer

at NVIDIA

San Francisco, United States8 yrs 2 mos exp
RTL DesignComputer ArchitectureTeam LeadershipDigital IC DesignSoC Design
AK

Ajith Kumar R

STA Engineer

at Marvell Semiconductor

Bengaluru, India8 yrs 1 mo exp
STA EngineeringTiming Closure
VP

VENKATA JAGADISH PEDIREDLA

Embedded system R&D Engineer

at Avyantra

East Godavari, India1 yr exp
Design-for-Testability (DFT)VLSI TestingRTL DesignVLSI DesignEmbedded System Design
Sai Ganesh Uppuganti - Software Engineer | Stackforce