Saloni Jain

Software Engineer

Noida, Uttar Pradesh, India6 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI IO characterization and EM/IR analysis.
  • Proficient in automation frameworks using Perl and Shell.
  • Published author and speaker in technical communication.
Stackforce AI infers this person is a Semiconductor Engineer with expertise in VLSI design and automation.

Contact

LinkedIn

Skills

Core Skills

Io CharacterizationEm/ir AnalysisLibrary GenerationAutomationVerilogTechnical MentoringProject Delivery

Other Skills

TotemRedHawkPerlShellIBISPrimeLibSiliconSmartHSPICEFineSimMCMMLibertyLEFGDSLiberty (.lib)Python

About

Semiconductor engineer specializing in VLSI IO characterization, power integrity, and automation across advanced technology nodes. Currently working on IO IP characterization, EM/IR analysis, IBIS modeling, and scalable automation frameworks across multi-foundry environments including TSMC, Samsung, Intel, and GF. Experienced with I2C, I3C, LVDS, GPIO, PHY BaseKit, MCMM flows, PrimeLib/SiliconSmart, HSPICE, FineSim, Totem, and RedHawk. Beyond engineering, I actively contribute to technical communication through conference hosting, mentoring, public speaking, and writing.

Experience

6 yrs
Total Experience
3 yrs
Average Tenure
4 yrs
Current Experience

Synopsys inc

3 roles

Senior Design Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos · Noida

  • Performed EM/IR analysis using Totem and RedHawk for IO IP sign-off.
  • Developed IBIS models for GPIO/I2C/I3C/LVDS IPs across multiple foundries.
  • Built automation flows using Perl/Shell to reduce manual effort and improve regression scalability.
  • Enhanced CPM/CMM methodologies for power integrity sign-off.
  • Tools & Technologies: Totem, RedHawk, Perl, Shell, IBIS, IO Characterization
TotemRedHawkPerlShellIBISIO Characterization+1

Design Engineer

Jun 2022 – Jun 2024 · 2 yrs · Noida

  • Worked on IO characterization and library generation across advanced nodes for multiple semiconductor foundries.
  • Performed timing, leakage, dynamic power, and capacitance characterization using PrimeLib/SiliconSmart.
  • Supported characterization of I2C, I3C, LVDS, GPIO, and BaseKit IPs.
  • Executed SPICE simulations using HSPICE and FineSim.
  • Supported releases across TSMC, Samsung, Intel, and GF technologies.
  • Generated and validated GDS, CDL, LEF, and abstract physical views.
  • Tools & Technologies:
  • PrimeLib, SiliconSmart, HSPICE, FineSim, MCMM, Liberty, LEF, GDS
PrimeLibSiliconSmartHSPICEFineSimMCMMLiberty+4

Design Engineering Intern

Jul 2021 – May 2022 · 10 mos · Noida

  • Built self-checking Verilog automation frameworks for IO validation.
  • Developed dummy Liberty generation tools for regression testing.
  • Implemented LEF parser and editor scripts for physical view validation.
  • Developed automation utilities using Perl and Shell scripting.
  • Tools & Technologies:
  • Verilog, Perl, Shell, LEF, Liberty (.lib)
VerilogPerlShellLEFLiberty (.lib)Automation

Technomentis edu services

Lead Technical Engineer

Jan 2019 – Jan 2021 · 2 yrs · Greater Noida · On-site

  • Mentored students in robotics and programming projects.
  • Led curriculum and technical project delivery initiatives.
  • Specialized in Arduino and Python-based educational systems.
  • Conducted STEM mentoring and technical training workshops.
  • Tools & Technologies:
  • Python, Arduino, Robotics, STEM Education.
PythonArduinoRoboticsTechnical MentoringProject Delivery

Education

Mangalayatan University, Aligarh

Bachelor of Engineering

Jul 2016 – May 2019

Aligarh Muslim University (AMU)

Diploma of Education

Apr 2012 – Jan 2015

Stackforce found 100+ more professionals with Io Characterization & Em/ir Analysis

Explore similar profiles based on matching skills and experience

Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification
Thomas Varga

Thomas Varga

Sr Mgr, R&D, Solutions Group

at Synopsys Inc

Baltimore, United States38 yrs 2 mos exp
Tool Flow DevelopmentAgile Program ManagementAutomationBuild SystemsFlow Automation
AJ

Adithyan J

Engineer at Socionext, Japan

at Tech Mahindra

Yokohama, Japan4 yrs 10 mos exp
ASIC Physical DesignStatic Timing AnalysisCPU Physical DesignPlace and Route
Shubham Kumar

Shubham Kumar

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 11 mos exp
EMIRGrid RobustnessMemory Layout DesignSRAM
TD

Tigran Danielyan

Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia3 yrs 1 mo exp
Analog Design EngineeringStatic Timing AnalysisTelecommunications EngineeringNetwork Performance Management
Tigran Sargsyan

Tigran Sargsyan

AI Director

at Synopsys Inc

Yerevan, Armenia26 yrs 9 mos exp
AISemiconductorsMachine LearningProduct ManagementTeam Management
Ashwin C

Ashwin C

Associate Software Engineer

at CGI

Bengaluru, India1 yr 11 mos exp
JavaSpring BootC++Web Protection Module Development
Sowmya Nagaraj

Sowmya Nagaraj

Technical Lead

at • Wafer Space Semiconductor Technologies Pvt. Ltd. (Google)

Bengaluru, India11 yrs 10 mos exp
AutomationDFTCircuit DesignValidationCAD