S

Sasi Pujitha Ravipati

Software Engineer

Chengalpattu, Tamil Nadu, India2 yrs 6 mos experience
Most Likely To Switch

Key Highlights

  • Expert in Universal Verification Methodology and FPGA emulation.
  • Strong foundation in VLSI development and digital circuit design.
  • Proficient in multiple programming languages including C and Python.
Stackforce AI infers this person is a VLSI Engineer with expertise in verification methodologies and FPGA development.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)Fpga

Other Skills

FPGA ProgrammingFlash MemoryCommunication ProtocolsApplication-Specific Integrated Circuits (ASIC)C (Programming Language)Digital Logic DesignSystemVerilog for VerificationXilinx VivadoCadence VirtuosoVerilogRTL CodingOpenCVPython (Programming Language)MATLABGIMP

About

AMS Verification Engineer Passionate about Digital circuit design and VLSI development. Interested in exploring the reliability and performance of analog and digital systems.

Experience

2 yrs 6 mos
Total Experience
1 yr 3 mos
Average Tenure
1 yr 10 mos
Current Experience

Synopsys inc

2 roles

Sr Engineer

Aug 2024 – Present · 1 yr 10 mos · Hyderabad, Telangana, India · On-site

Intern (Technical Engineering)

Apr 2024 – Aug 2024 · 4 mos · Hyderabad, Telangana, India · On-site

Microchip technology inc.

AIS IC Design Intern

Sep 2023 – Apr 2024 · 7 mos · Chennai, Tamil Nadu, India · On-site

  • FPGA emulation of Universal Verification Methodology (UVM) simulations
Universal Verification Methodology (UVM)FPGA

Mindgrove technologies

VLSI Design Intern

Jun 2023 – Aug 2023 · 2 mos · Chennai, Tamil Nadu, India · On-site

Alumni affairs iiitdm

Coordinator

Aug 2022 – Apr 2023 · 8 mos · Chennai, Tamil Nadu, India

Education

Indian Institute of Information Technology Design & Manufacturing Kancheepuram

Dual Degree — B. Tech. ECE with specialization in D & M + M. Tech. VLSI & Electronic System Design (EVD)

Jan 2019 – Jan 2024

Sri Chaitanya College of Education

Intermediate — MPC

Jun 2017 – Apr 2019

Sri Chaitanya School

SSC

Apr 2017 – Present

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Fpga

Explore similar profiles based on matching skills and experience

Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Amal Vincent

Amal Vincent

Senior Verification Engineer

at NVIDIA

Kannur, India5 yrs 11 mos exp
Ashish Kumar Rawat

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp
Saif Abdelazim

Saif Abdelazim

Software Engineer

at Microsoft

Seattle, United States1 yr 10 mos exp
Cloud ComputingDistributed SystemsEmbedded SystemsFirmware DevelopmentSoftware Engineering