SATYA VENKATESH NAMBALA

Software Engineer

Andhra Pradesh, India13 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Fusion Compiler and DSO.ai technologies.
Strong background in Physical Design and Timing Closure.
Proven experience in VLSI engineering roles.

Stackforce AI infers this person is a VLSI Engineer with expertise in physical design and compiler technologies.

Contact

Skills

Core Skills

Fusion Compiler

Other Skills

DSO.aiPhysical DesignShell ScriptingPerlTCLICC2Prime TimeFloorplanningTiming ClosurePlace & RouteTiming

Experience

13 yrs 2 mos

Total Experience

3 yrs 3 mos

Average Tenure

4 yrs 4 mos

Current Experience

Synopsys inc

3 roles

Staff Engineer

Mar 2024 – Present · 2 yrs 3 mos · Bengaluru, Karnataka, India

DSO.aiFusion Compiler

R&D Engineer Sr I

Jan 2024 – Mar 2024 · 2 mos · Bengaluru, Karnataka, India

DSO.aiFusion Compiler

R&D Engineer II

Dec 2021 – Jan 2024 · 2 yrs 1 mo · Bengaluru, Karnataka, India

DSO.aiFusion Compiler

Wipro limited

VLSI Engineer ( PnR )

Jan 2021 – Nov 2021 · 10 mos · Hyderabad, Telangana, India

Soctronics

Physical Design Engineer -1

Jan 2019 – Dec 2020 · 1 yr 11 mos · Hyderabad, Telangana, India

Veda iit

Trainee

Jul 2018 – Jan 2019 · 6 mos · Hyderabad, Telangana, India

Physical Design Engineer training

Efftronics systems private limited

Customer Support Engineer

May 2009 – Jun 2015 · 6 yrs 1 mo · Howrah, West Bengal

Done installation and maintenance of Data loggers and display boards.

Education

R.V.R. & J.C. College of Engineering

Bachelor of Technology - BTech

Jan 2015 – Jan 2018

Andhra Polytechnic, Kakinada

Diploma — Electronics and Communications engineering

Jan 2006 – Jan 2009

Stackforce found 100+ more professionals with Fusion Compiler

Explore similar profiles based on matching skills and experience

Neha Dhek

Senior Silicon Design Engineer

at AMD

Champawat, India5 yrs 11 mos exp

Physical DesignStatic Timing AnalysisDigital Electronics

Adithyan J

Engineer at Socionext, Japan

at Tech Mahindra

Yokohama, Japan4 yrs 10 mos exp

ASIC Physical DesignStatic Timing AnalysisCPU Physical DesignPlace and Route

HARISH DAMARLA

Associate III - VLSI

at UST

Bayan Lepas, Malaysia7 yrs 4 mos exp

ATPGDFTMBIST

Sachin Rana

Senior DFT Engineer

at Tecquire Solutions

Noida, India4 yrs 5 mos exp

SOC RetargetATE DeliverySpyglassScan InsertionDebugging

Luke J Kalarickal

Research and Development Senior Engineer

at Synopsys Inc

Kochi, India3 yrs exp

EDAPhysical DesignASIC Design

Varshith Govindula

Physical Design Engineer

at Intel Corporation

India1 yr 3 mos exp

Physical DesignSystem on a Chip (SoC)Static Timing Analysis

Dileep Airani R .

DFT Engineer

at Aritrak Technologies Private Limited

Bengaluru, India5 yrs 4 mos exp

DFTSCAN

Yash Pal

Graduate Engineering Trainee

at Synopsys Inc

Hyderabad, India0 mo exp

Physical Design