Shivanshu Trivedi

Software Engineer

Lakhimpur, Uttar Pradesh, India7 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Physical Design Engineering at leading tech firms.
  • Proficient in Static Timing Analysis and Physical Verification.
  • Strong background in Cadence tools and methodologies.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Cadence EncounterFloorplanningFunctional VerificationCadenceTiming ClosurePlace & RouteCTSCTCLClock Tree SynthesisCLPPhysical VerificationFVPDN

Experience

7 yrs 10 mos
Total Experience
2 yrs 7 mos
Average Tenure
4 yrs 8 mos
Current Experience

Nvidia

Physical Design Engineer

Oct 2021 – Present · 4 yrs 8 mos · Bengaluru, Karnataka, India

Cadence EncounterFloorplanningStatic Timing AnalysisFunctional VerificationCadenceTiming Closure+10

Nxp semiconductors

Senior Physical Design Engineer

May 2021 – Oct 2021 · 5 mos · Noida, Uttar Pradesh, India

Qualcomm

Physical Design Engineer

Jul 2018 – Apr 2021 · 2 yrs 9 mos · Bangalore

Education

Indian Institute Of Information Technology Allahabad

Bachelor of Technology - BTech

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Shaili Mishra

Shaili Mishra

Associate Software Engineer

at Dassault Systemes Solutions Lab

Satna, India2 yrs 9 mos exp
Product Lifecycle Management
Sathish Pochampalli

Sathish Pochampalli

Design Implementation Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp
SynthesisStatic Timing AnalysisPhysical DesignEmbedded Systems
HARISH RAO L

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp
Physical Design EngineerDigital Hardware DesignSynthesis Design
Gayathri R

Gayathri R

Prinipal Application Engineer

at Cadence Design Systems

Bengaluru, India10 yrs 11 mos exp
VLSIPhysical DesignLayout VerificationBlock Level Implementation
Karthik Balakrishnan

Karthik Balakrishnan

Senior Manager

at Eximius Design

Bangalore Urban, India17 yrs 9 mos exp
Physical VerificationPDK
Praveen Narendranath

Praveen Narendranath

Principal Engineer/Manager

at Qualcomm

Bengaluru, India17 yrs 2 mos exp
Circuit DesignPhysical Design
Jinu M G.

Jinu M G.

Sr staff engineer

at Synopsys Inc

Bengaluru, India8 yrs 1 mo exp
EDARedhawk
Harpreet Singh Budwal

Harpreet Singh Budwal

Engineering Manager

at Synopsys Inc

Bengaluru, India12 yrs 10 mos exp
Physical DesignTechnical LeadershipP&R ToolResearch and DevelopmentRTL-To-GDSII
Shivanshu Trivedi - Software Engineer | Stackforce