S

Surabhi Kulkarni

Software Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • 3+ years of experience in custom layout engineering
  • Proactive in tackling innovative and challenging tasks
  • Strong communication and project management skills
Stackforce AI infers this person is a VLSI engineer with a focus on custom layout design.

Contact

LinkedIn

Skills

Core Skills

Cadence Virtuoso

Other Skills

CommunicationTsmcIC fabricationLayout Versus Schematic (LVS)Design Rule Checking (DRC)Project ManagementPresentationsProblem SolvingAbility to cope

About

Dedicated ECE engineer with over 3+ years of experience in custom layout, seeking to broaden my knowledge base within the VLSI industry. Proactively engaged in tackling innovative and challenging tasks, contributing towards multiple projects with various roles in the field.

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Sankalp semiconductor

Custom Layout Engineer

Sep 2022 – Present · 3 yrs 9 mos · Karnataka, India

Cadence VirtuosoCommunication

Education

Visvesvaraya Technological University

Bachelor of Engineering - BE — Electronics and Communication

Sep 2018 – Aug 2022

Mahesh Pre-university

12 — Science

Jun 2016 – May 2018

Saint Pauls High School

School — General Studies

Mar 2006 – Mar 2016

Stackforce found 100+ more professionals with Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Ashish Kumar Rawat

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp
Amit singh

Amit singh

Embedded System Trainee

at Emertxe Information Technologies

Bengaluru, India11 mos exp
Embedded SystemsC++Firmware Development
Anup Singh

Anup Singh

Senior EDA Engineer

at Quantum Motion

London, United Kingdom6 yrs 7 mos exp
PDK DevelopmentAnalog IC DesignEDA Tool Integration