Raakshit Jain

Software Engineer

Bengaluru, Karnataka, India8 yrs experience
Most Likely To Switch

Key Highlights

  • Experienced RTL Design Engineer at Google.
  • Strong background in IP design with major tech firms.
  • Proficient in multiple RTL design tools and methodologies.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in semiconductor design.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignVerilog

Other Skills

CDCCadence VirtuosoRTL CodingSystemVerilogquesta cdcspyglass cdc

About

Working with @Google India as an RTL Design Engineer for the IP team. Have Previously worked in IP RTL design roles with Intel, Samsung and AMD.

Experience

Google

RTL Design Engineer

Aug 2023 – Present · 2 yrs 7 mos · Bengaluru, Karnataka, India

RTL CodingCDCVerilogRTL DesignSystemVerilogquesta cdc+2

Amd

Senior Silicon Design Engineer

May 2022 – Dec 2023 · 1 yr 7 mos · Bengaluru, Karnataka, India

Samsung foundry

Senior Engineer

Mar 2021 – May 2022 · 1 yr 2 mos · Bengaluru, Karnataka, India

Intel corporation

2 roles

IP Logic Design Engineer

Jul 2018 – Feb 2021 · 2 yrs 7 mos

Technical Intern

Jan 2018 – Jun 2018 · 5 mos

Education

GrowthX®

St. Xavier's School, Jaipur

Vellore Institute of Technology

Bachelor’s Degree

Stackforce found 100+ more professionals with Rtl Design & Verilog

Explore similar profiles based on matching skills and experience

Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Aman Dhammani

Aman Dhammani

RTL Design

at Qualcomm

Mumbai, India2 yrs 9 mos exp
Keyur Patel

Keyur Patel

Staff Engineer

at VeriFast Technologies

Ahmedabad, India7 yrs 11 mos exp
Formal VerificationFunctional VerificationUniversal Verification Methodology (UVM)
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Harjot Singh Kamboj

Harjot Singh Kamboj

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India8 yrs 6 mos exp
FPGA Development
AM

Ajesh M P

Automation Engineer

at TESSMOTECH PRIVATE LIMITED

Ernakulam, India9 yrs 9 mos exp
Jaya Jagadish

Jaya Jagadish

Senior Vice President Silicon Design Engineering

at AMD

Bengaluru, India31 yrs 3 mos exp