Raakshit Jain

Software Engineer

Bengaluru, Karnataka, India8 yrs 2 mos experience
Most Likely To Switch

Key Highlights

  • Experienced RTL Design Engineer at Google.
  • Strong background in IP design with major tech firms.
  • Proficient in multiple RTL design tools and methodologies.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in semiconductor design.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignVerilog

Other Skills

CDCCadence VirtuosoRTL CodingSystemVerilogquesta cdcspyglass cdc

About

Working with @Google India as an RTL Design Engineer for the IP team. Have Previously worked in IP RTL design roles with Intel, Samsung and AMD.

Experience

8 yrs 2 mos
Total Experience
2 yrs 1 mo
Average Tenure
2 yrs 9 mos
Current Experience

Google

RTL Design Engineer

Aug 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

RTL CodingCDCVerilogRTL DesignSystemVerilogquesta cdc+2

Amd

Senior Silicon Design Engineer

May 2022 – Dec 2023 · 1 yr 7 mos · Bengaluru, Karnataka, India

Samsung foundry

Senior Engineer

Mar 2021 – May 2022 · 1 yr 2 mos · Bengaluru, Karnataka, India

Intel corporation

2 roles

IP Logic Design Engineer

Jul 2018 – Feb 2021 · 2 yrs 7 mos

Technical Intern

Jan 2018 – Jun 2018 · 5 mos

Education

GrowthX®

St. Xavier's School, Jaipur

Vellore Institute of Technology

Bachelor’s Degree

Stackforce found 100+ more professionals with Rtl Design & Verilog

Explore similar profiles based on matching skills and experience

Navnish Kumar

Navnish Kumar

Sr Manager R&D

at Synopsys Inc

Noida, India13 yrs 5 mos exp
Transactor DevelopmentEmulation PlatformsVerification
AM

Abhishek Mittal

Principal Engineer

at Broadcom

Bengaluru, India16 yrs 10 mos exp
VLSIASIC
Sameer Mohammad

Sameer Mohammad

MTS Silicon Design Engineer

at AMD

Telangana, India8 yrs 6 mos exp
RTL VerificationDigital Circuit Design
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 7 mos exp
Arunkumar S R

Arunkumar S R

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp
Functional VerificationDigital DesignFPGA Design
Prasad Babu P

Prasad Babu P

Senior Member of Technical Staff

at AMD

India19 yrs 7 mos exp
Functional VerificationVHDL
Rahul goud

Rahul goud

Member of Technical Staff

at Soctronics

Hyderabad, India9 yrs 11 mos exp
Universal Verification Methodology (UVM)
Aman Dhammani

Aman Dhammani

RTL Design

at Qualcomm

Mumbai, India2 yrs 10 mos exp