Sameer Mohammad

Software Engineer

Telangana, India8 yrs 6 mos experience
Highly Stable

Key Highlights

  • Experienced in RTL Verification and Digital Circuit Design.
  • Proficient in multiple verification methodologies.
  • Strong background in silicon design engineering.
Stackforce AI infers this person is a semiconductor design engineer with expertise in verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Rtl VerificationDigital Circuit Design

Other Skills

PCIeUSB3.0I2CVerilogsystem verilogUniversal Verification Methodology (UVM)RTL DesignspiFunctional VerificationVMM

Experience

8 yrs 6 mos
Total Experience
2 yrs 6 mos
Average Tenure
11 mos
Current Experience

Amd

MTS Silicon Design Engineer

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India

PCIeUSB3.0I2CVerilogsystem verilogUniversal Verification Methodology (UVM)+6

Intel corporation

2 roles

SOC Pre-silicon validation engineer

Mar 2024 – May 2025 · 1 yr 2 mos

Pre-Silicon Verification Engineer

Apr 2022 – Feb 2024 · 1 yr 10 mos

Sevitech systems pvt. ltd.

2 roles

Senior Verification Engineer

Promoted

Jul 2021 – Mar 2022 · 8 mos · Bengaluru, Karnataka, India

Verification Engineer

Oct 2019 – Jun 2021 · 1 yr 8 mos · Bengaluru, Karnataka, India

Risetime semiconductors

Design Verification Engineer

Jun 2017 – Sep 2019 · 2 yrs 3 mos · Hyderabad, Telangana, India

Education

Osmania University, Hyderabad

Bachelor of Engineering — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Rtl Verification & Digital Circuit Design

Explore similar profiles based on matching skills and experience

GOPI REDDY CHAGANTI

GOPI REDDY CHAGANTI

VLSI Design Verification Apprentice

at MediaTek

Bengaluru, India0 mo exp
Verilog
Naveen Yadav

Naveen Yadav

FPGA Developer

at AlphaGrep

Bengaluru, India2 yrs 4 mos exp
ASIC DesignEvent CoordinationVerification
Vivek Goel

Vivek Goel

Lead FPGA Design Engineer

at HIGH FREQUENCY TRADING

Gurugram, India5 yrs 2 mos exp
Digital DesignFPGA DesignRTL Design
Rohit Agrawal

Rohit Agrawal

Deep Learning Architect

at NVIDIA

Sunnyvale, United States10 yrs 7 mos exp
Embedded Systems
Akash Raj Verma

Akash Raj Verma

Lead Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Delhi, India4 yrs 8 mos exp
Functional VerificationPCIe
Pramathesh Trivedi

Pramathesh Trivedi

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Fabric DevelopmentDesign for debug (DFD)
Vishal Bhartiya

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 9 mos exp
Design VerificationEmbedded SystemsSpeech Enhancement
SK

Satheesh kumar

Senior Staff Engineer

at Samsung R&D Institute India

Bangalore, India12 yrs 4 mos exp
VerificationTest Plan