S

Smridhi Seth

Product Engineer

United States0 mo experience

Key Highlights

  • MSEE graduate with a focus on VLSI Design and Verification.
  • Experience in pre-silicon verification at Intel Corporation.
  • Strong skills in Verilog, System Verilog, and digital electronics.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in VLSI and digital design.

Contact

LinkedIn

Skills

Other Skills

ASIC CMOSApplication-Specific Integrated Circuits (ASIC)Digital ElectronicsFunctional VerificationLogic DesignLogic SynthesisManagementModelSimObject-Oriented Programming (OOP)Python (Programming Language)RTL CodingRTL DesignStatic Timing AnalysisSynopsys PrimetimeSystem Verilog

Experience

Qualcomm

Camera Design Verification Engineer

Apr 2023 – Present · 2 yrs 11 mos · California, United States · Hybrid

Synopsys inc

Application Engineer

Jan 2023 – Apr 2023 · 3 mos · California, United States

Intel corporation

Graduate Technical Intern

Jan 2022 – Dec 2022 · 11 mos · California, United States

  • Worked on pre silicon verification of next gen XEON CPUs.
  • Previsously worked as a Graphics Hardware intern.

Education

San José State University

Master of Science - MS — Electrical and Electronics Engineering

Jan 2021 – Dec 2022

Stackforce found 100+ more professionals with ASIC CMOS & Application-Specific Integrated Circuits (ASIC)

Explore similar profiles based on matching skills and experience

CS

chandra sekhar

Freelance Recruiter

at Confidential

Krishna, India3 yrs 4 mos exp
AutomationSoftware Testing
Gaurav Goyal

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 7 mos exp
Arun Ram Kumar

Arun Ram Kumar

FPGA DESIGN ENGINEER

at Jio

Bengaluru, India11 yrs 6 mos exp
FPGAVLSI
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 5 mos exp
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 1 mo exp
Nasser Arif

Nasser Arif

AMS-CAD Engineer

at Intel Corporation

Bengaluru, India13 yrs 6 mos exp
AMS Simulation/Verification flowTiming Characterization flow
ayush malpani

ayush malpani

Senior DFT Engineer

at Google

Bhopal, India6 yrs 9 mos exp
Digvijay Patil

Digvijay Patil

Senior Staff Engineer

at Marvell Technology

Pune, India11 yrs 1 mo exp
Functional VerificationSystemVerilog