Pankaj Jaiswal

Platform Engineer

Bengaluru, Karnataka, India1 yr 8 mos experience

Key Highlights

  • Expertise in VLSI and CMOS technologies.
  • Strong foundation in digital electronics.
  • Proven track record in platform power and performance engineering.
Stackforce AI infers this person is a VLSI and semiconductor engineering specialist.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Cmos

Other Skills

Platform Power and Performance EngineeringCommunicationDigital ElectronicsApplication-Specific Integrated Circuits (ASIC)Design

Experience

1 yr 8 mos
Total Experience
1 yr 8 mos
Average Tenure
1 yr 8 mos
Current Experience

Intel corporation

2 roles

Platform Power and Performance Engineer

Aug 2024 – Present · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

Platform Power and Performance EngineeringVery-Large-Scale Integration (VLSI)CMOS

Platform Power and Performance Engineer

Aug 2023 – Jul 2024 · 11 mos · Bengaluru, Karnataka, India · Hybrid

Platform Power and Performance EngineeringVery-Large-Scale Integration (VLSI)CMOS

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Sep 2022 – Jul 2024

Galgotias College of Engineering and Technology

Bachelor of Technology - BTech — Electronic and instrumentation

Aug 2015 – May 2019

Vellore Institute of Technology

Master of Technology - MTech — VLSI

Jan 2022 – Present

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Cmos

Explore similar profiles based on matching skills and experience

Varun Tej

Varun Tej

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India7 yrs 8 mos exp
Prakash Hadimani

Prakash Hadimani

Physical Design Engineer I

at SignOff Semiconductors

Bengaluru, India3 yrs 8 mos exp
Physical VerificationPlace & Route
Jaswinder Sidhu

Jaswinder Sidhu

Senior Staff Engineer

at MediaTek

Bengaluru, India18 yrs 10 mos exp
VLSIASIC
Kalpana Sridharan

Kalpana Sridharan

Engineering Manager Intel India Technology Pvt. Ltd.

at Intel

Bengaluru, India30 yrs 9 mos exp
Program ManagementVLSI
Anshul Singh

Anshul Singh

Principal EDA Engineer

at NVIDIA

Hyderabad, India15 yrs 1 mo exp
VLSIASICSoCPhysical DesignStatic Timing Analysis
Rakesh Siddhartha Nagineni

Rakesh Siddhartha Nagineni

Power Performance Area Design Engineer

at Intel Corporation

Hyderabad, India10 yrs 1 mo exp
Static Timing AnalysisLow-power DesignEDAPhysical Design
Nikhitha Chevala

Nikhitha Chevala

Silicon Design Engineer 2

at AMD

Bengaluru, India6 yrs 11 mos exp
CommunicationLeadership
Venkatesh R

Venkatesh R

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs 10 mos exp
Physical DesignStatic Timing Analysis