Chaitanya Kunda

Product Manager

San Diego, California, United States1 yr 5 mos experience

Key Highlights

  • Proficient in FPGA design and verification.
  • Experienced in RTL design methodologies.
  • Strong foundation in Electrical and Computer Engineering.
Stackforce AI infers this person is a skilled FPGA and RTL design engineer with a focus on hardware development.

Contact

LinkedIn

Skills

Other Skills

Advanced verilogApplication-Specific Integrated Circuits (ASIC)C (Programming Language)Cadence VirtuosoField-Programmable Gate Arrays (FPGA)GvimIntel Quartus PrimeIntel questaLTSpiceMATLABModel simQuestaSimRTL DesignSimulinkSynopsys Design Compiler

Experience

Techzest global solutions

FPGA Consultant (HFT)

Jun 2024 – Jul 2025 · 1 yr 1 mo · Mumbai, Maharashtra, India

Ebullient securities

FPGA Engineer (HFT)

Dec 2023 – Apr 2024 · 4 mos · Gurugram, Haryana, India · On-site

Maven silicon

RTL design and verification

Jun 2023 – Dec 2023 · 6 mos · Bengaluru, Karnataka, India · Remote

Cientra (an iso 9001:2015 company)

Intern

Jan 2023 – Jul 2023 · 6 mos · Bangalore Urban, Karnataka, India · On-site

Education

UC San Diego

Master of Science - MS — Electrical and Computer Engineering

Sep 2025 – May 2027

Shiv Nadar University

Bachelor of Technology - BTech — Electronics and Communication Engineering

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Advanced verilog & Application-Specific Integrated Circuits (ASIC)

Explore similar profiles based on matching skills and experience

Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 1 mo exp
DB

Danny Boby

Analog Generator Developer

at Blue Cheetah Analog Design, Inc.

Menlo Park, United States6 yrs exp
Himanshu Singh Yadav

Himanshu Singh Yadav

BRAIN Research Consultant

at WorldQuant

India2 yrs exp
ASIC DesignFormal Verification
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Arun Ram Kumar

Arun Ram Kumar

FPGA DESIGN ENGINEER

at Jio

Bengaluru, India11 yrs 6 mos exp
FPGAVLSI
Murali S N

Murali S N

Principal Silicon Engineer

at Microsoft

Bengaluru, India13 yrs 7 mos exp
ASICRTL Design
Narayana Ravuri

Narayana Ravuri

Accumulated Expertise

at Career-Wide Experience

Andhra Pradesh, India0 mo exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 3 mos exp
Functional VerificationSoC