sai siddhartha

CEO

Hyderabad, Telangana, India11 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in CPU verification and RISC-V architecture.
  • Proficient in SystemVerilog for functional verification.
  • Strong background in digital electronics and VLSI design.
Stackforce AI infers this person is a specialist in semiconductor verification and digital design engineering.

Contact

LinkedIn

Skills

Core Skills

Cpu VerificationSystemverilogFunctional Verification

Other Skills

ARMCCadence VirtuosoCode CoverageComputer ArchitectureDigital ElectronicsFPGAMicrocontrollersModelSimPspiceRISC-VTest CasesVHDLVLSIVerilog

Experience

Scaledge technology

Verification Lead

Feb 2022 – Present · 4 yrs 1 mo

  • Handling RISC-V based CPU Verification activities.
VerilogSystemVerilogRISC-VCPU Verification

Synopsys inc

Senior ASIC Digital Design Engineer

Oct 2017 – Feb 2022 · 4 yrs 4 mos · Hyderabad, Telangana, India

Intel corporation

Design Verification Engineer

Apr 2016 – Sep 2017 · 1 yr 5 mos · Hyderabad Area, India

Soft machines

CPU Verification Engineer

Sep 2015 – Apr 2016 · 7 mos

  • Implementation of Test Cases using System Verilog for Functional verification of LSQ, MMU RTLs, Understanding of Micro Architectural Specification.
  • Implementing Functional Coverage and analyzing Code Coverage
  • Running Simulations, Regressions, Debugging failures in RTL
SystemVerilogFunctional VerificationCode CoverageTest Cases

Synopsys

Graduate Trainee

May 2014 – Aug 2015 · 1 yr 3 mos

Education

Birla Institute of Technology and Science, Pilani

Master's degree — Embedded systems

Jan 2011 – Jan 2013

MRITS

Bachelor's degree

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with Cpu Verification & Systemverilog

Explore similar profiles based on matching skills and experience

DM

Deepali M.

Accumulated Expertise

at Career-Wide Experience

Germany0 mo exp
Harjot Singh Kamboj

Harjot Singh Kamboj

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India8 yrs 6 mos exp
FPGA Development
Jaya Jagadish

Jaya Jagadish

Senior Vice President Silicon Design Engineering

at AMD

Bengaluru, India31 yrs 3 mos exp
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Krati Agrawal

Krati Agrawal

Performance Architect

at Meta

Austin, United States8 yrs 7 mos exp
Computer Architecture
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp
DARSHAN MEHTA

DARSHAN MEHTA

Lead Software Engineer

at Cadence Design Systems

Ahmedabad, India8 yrs 6 mos exp
NVM Express (NVMe)Python (Programming Language)
Hemant Chawla

Hemant Chawla

Principal Protocol Solutions Engineer

at Synopsys Inc

New Delhi, India14 yrs 7 mos exp
PCIeTestingVerification