Vishal Mistry

Director of Engineering

Ahmedabad, Gujarat, India17 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Functional Verification and SoC design.
  • Proficient in multiple verification methodologies including UVM.
  • Strong background in ASIC and FPGA development.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in ASIC and FPGA technologies.

Contact

LinkedIn

Skills

Other Skills

ASICC++C++ LanguageDFTDebuggingFPGAFormal VerificationFunctional VerificationGate Level SimulationLinuxOpen Verification MethodologySoCSystemVerilogUVMVerilog

Experience

Einfochips (an arrow company)

5 roles

Technical Manager

Promoted

May 2023 – Present · 2 yrs 10 mos

Senior Technical Lead

May 2021 – Apr 2023 · 1 yr 11 mos

MTS

May 2017 – Apr 2021 · 3 yrs 11 mos

Sr. Asic Engineer.

Promoted

Apr 2015 – Apr 2017 · 2 yrs

Verification Engineer

Apr 2011 – Jan 2015 · 3 yrs 9 mos

Wipro technologies

DFT Engineer

Sep 2010 – Mar 2011 · 6 mos · Bangalore

Gt

Design engineer

Jan 2008 – Jan 2010 · 2 yrs

Education

Hemchandracharya North Gujarat University

ELECTRONICS & COMMUNICATION

Jan 2002 – Jan 2006

Savitribai Phule Pune University

Stackforce found 100+ more professionals with ASIC & C++

Explore similar profiles based on matching skills and experience

Hardeep Singh

Hardeep Singh

Design Verification Engineer

at Wipro

Ahmedabad, India11 yrs 8 mos exp
Jaydip Joshi

Jaydip Joshi

IP/SOC Verification Engineer

at Intel Corporation

Ahmedabad, India12 yrs 1 mo exp
Pradeep Agarwal

Pradeep Agarwal

Chief Technology Officer

at Qbit Labs Private Limited

South Delhi, India17 yrs 5 mos exp
Pspice
Naveen Varma Alluri

Naveen Varma Alluri

Co-Founder & CEO

at BluConn

San Francisco, United States17 yrs 9 mos exp
Dipesh Makwana

Dipesh Makwana

Senior Design Verification Engineer

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 7 mos exp
Full Stack DevelopmentFunctional VerificationRTL CodingSoC Formal
Siddartha Papineni

Siddartha Papineni

Formal Verification Lead

at Synopsys Inc

Mountain View, United States14 yrs 6 mos exp
Formal VerificationQuality Assurance
Abhishek Aggarwal

Abhishek Aggarwal

Staff Design Engineer

at Renesas Electronics

Delhi, India9 yrs 6 mos exp
System ArchitectureLow-power DesignASIC Design
Divyam Virmani

Divyam Virmani

ASIC Engineer

at NVIDIA

Hyderabad, India12 yrs exp